Showing results 5 to 9 of 9
< previous
Title | Author(s) | Issue Date | |
---|---|---|---|
CATALYST: Planning layer directives for effective design closure Proceeding/Conference:Proceedings -Design, Automation and Test in Europe, DATE | 2013 | ||
Fast algorithms for slew constrained minimum cost buffering Proceeding/Conference:Proceedings - Design Automation Conference | 2006 | ||
Fast algorithms for slew-constrained minimum cost buffering Journal:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | 2007 | ||
Fast interconnect synthesis with layer assignment Proceeding/Conference:Proceedings of the International Symposium on Physical Design | 2008 | ||
Ultra-fast interconnect driven cell cloning for minimizing critical path delay Proceeding/Conference:Proceedings of the International Symposium on Physical Design | 2010 |