File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/IEDM45625.2022.10019563
- Scopus: eid_2-s2.0-85147516196
- WOS: WOS:000968800700219
- Find via
Supplementary
- Citations:
- Appears in Collections:
Conference Paper: First Demonstration of GAA Monolayer-MoS2 Nanosheet nFET with 410μA μ m ID 1V VD at 40nm gate length
Title | First Demonstration of GAA Monolayer-MoS<inf>2</inf>Nanosheet nFET with 410μA μ m ID 1V VD at 40nm gate length |
---|---|
Authors | |
Issue Date | 2022 |
Citation | Technical Digest - International Electron Devices Meeting, IEDM, 2022, v. 2022-December, p. 3451-3454 How to Cite? |
Abstract | This work demonstrates the first successful integration of monolayer MoS2 nanosheet FET in a gate-all-around configuration. At a gate length of 40nm, the transistor exhibits a remarkable mathrm{I}-{ mathrm{ON}} sim 410 mu mathrm{A}/ { mu} mathrm{m} at mathrm{V}-{ mathrm{DS}}=1 mathrm{V}, achieved with a monolayer channel, '0.7 nm thin. The FET has a large mathrm{I}-{ mathrm{ON}}/ mathrm{I}-{ mathrm{OFF}} gt 1 mathrm{E}8, positive mathrm{V}-{ mathrm{TH}} sim 1.4 mathrm{V} with nearly zero DIBL. Higher drive current can be achieved through stacking of multiple channel layers. We propose here a fully integrated flow and we detail the feasibility of the most critical modules: stack/channel preparation, fin patterning, inner spacer, channel release, contact. The successful demonstration of MoS2 NS with high performance and of the stacked NS modules further clarifies the value proposition in 2D materials for transistor scaling. |
Persistent Identifier | http://hdl.handle.net/10722/335435 |
ISSN | 2023 SCImago Journal Rankings: 1.047 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Chung, Yun Yan | - |
dc.contributor.author | Chou, Bo Jhih | - |
dc.contributor.author | Hsu, Chen Feng | - |
dc.contributor.author | Yun, Wei Sheng | - |
dc.contributor.author | Li, Ming Yang | - |
dc.contributor.author | Su, Sheng Kai | - |
dc.contributor.author | Liao, Yu Tsung | - |
dc.contributor.author | Lee, Meng Chien | - |
dc.contributor.author | Huang, Guo Wei | - |
dc.contributor.author | Liew, San Lin | - |
dc.contributor.author | Shen, Yun Yang | - |
dc.contributor.author | Chang, Wen Hao | - |
dc.contributor.author | Chen, Chien Wei | - |
dc.contributor.author | Kei, Chi Chung | - |
dc.contributor.author | Wang, Han | - |
dc.contributor.author | Philip Wong, H. S. | - |
dc.contributor.author | Lee, T. Y. | - |
dc.contributor.author | Chien, Chao Hsin | - |
dc.contributor.author | Cheng, Chao Ching | - |
dc.contributor.author | Radu, Iuliana P. | - |
dc.date.accessioned | 2023-11-17T08:25:52Z | - |
dc.date.available | 2023-11-17T08:25:52Z | - |
dc.date.issued | 2022 | - |
dc.identifier.citation | Technical Digest - International Electron Devices Meeting, IEDM, 2022, v. 2022-December, p. 3451-3454 | - |
dc.identifier.issn | 0163-1918 | - |
dc.identifier.uri | http://hdl.handle.net/10722/335435 | - |
dc.description.abstract | This work demonstrates the first successful integration of monolayer MoS2 nanosheet FET in a gate-all-around configuration. At a gate length of 40nm, the transistor exhibits a remarkable mathrm{I}-{ mathrm{ON}} sim 410 mu mathrm{A}/ { mu} mathrm{m} at mathrm{V}-{ mathrm{DS}}=1 mathrm{V}, achieved with a monolayer channel, '0.7 nm thin. The FET has a large mathrm{I}-{ mathrm{ON}}/ mathrm{I}-{ mathrm{OFF}} gt 1 mathrm{E}8, positive mathrm{V}-{ mathrm{TH}} sim 1.4 mathrm{V} with nearly zero DIBL. Higher drive current can be achieved through stacking of multiple channel layers. We propose here a fully integrated flow and we detail the feasibility of the most critical modules: stack/channel preparation, fin patterning, inner spacer, channel release, contact. The successful demonstration of MoS2 NS with high performance and of the stacked NS modules further clarifies the value proposition in 2D materials for transistor scaling. | - |
dc.language | eng | - |
dc.relation.ispartof | Technical Digest - International Electron Devices Meeting, IEDM | - |
dc.title | First Demonstration of GAA Monolayer-MoS<inf>2</inf>Nanosheet nFET with 410μA μ m ID 1V VD at 40nm gate length | - |
dc.type | Conference_Paper | - |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.1109/IEDM45625.2022.10019563 | - |
dc.identifier.scopus | eid_2-s2.0-85147516196 | - |
dc.identifier.volume | 2022-December | - |
dc.identifier.spage | 3451 | - |
dc.identifier.epage | 3454 | - |
dc.identifier.isi | WOS:000968800700219 | - |