File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.4028/www.scientific.net/AMR.317-319.1559
- Scopus: eid_2-s2.0-80053124972
- WOS: WOS:000308571200298
- Find via
Supplementary
- Citations:
- Appears in Collections:
Conference Paper: Design of a DSP system based on FPGA
Title | Design of a DSP system based on FPGA |
---|---|
Authors | |
Keywords | FPGA Pipelining DSP Radix-4 |
Issue Date | 2011 |
Citation | Advanced Materials Research, 2011, v. 317-319, p. 1559-1562 How to Cite? |
Abstract | This paper proposes an innovative methodology to design a DSP (Digital Signal Processing) system using FPGA (Field-programmable Gate Array). There are several main components in this system, including A/D sampling unit, FFT processing unit and control unit. A/D sampling and FFT processing units utilize the Nios processor in FPGA as controller. Control unit uses EP1C20 FPGA chip from ALTERA as FFT processing unit so as to manage the FIFO operations. This unit can handle 128 FFT operations. This system design approach is tested on Matlab. The results indicate that the calculation speed is much faster than common DSP manner. © (2011) Trans Tech Publications. |
Persistent Identifier | http://hdl.handle.net/10722/222116 |
ISSN | |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hu, Ju Fang | - |
dc.contributor.author | Xiong, Chun Ru | - |
dc.contributor.author | Hu, Hao | - |
dc.contributor.author | Zhong, Run Yang | - |
dc.date.accessioned | 2015-12-21T06:48:34Z | - |
dc.date.available | 2015-12-21T06:48:34Z | - |
dc.date.issued | 2011 | - |
dc.identifier.citation | Advanced Materials Research, 2011, v. 317-319, p. 1559-1562 | - |
dc.identifier.issn | 1022-6680 | - |
dc.identifier.uri | http://hdl.handle.net/10722/222116 | - |
dc.description.abstract | This paper proposes an innovative methodology to design a DSP (Digital Signal Processing) system using FPGA (Field-programmable Gate Array). There are several main components in this system, including A/D sampling unit, FFT processing unit and control unit. A/D sampling and FFT processing units utilize the Nios processor in FPGA as controller. Control unit uses EP1C20 FPGA chip from ALTERA as FFT processing unit so as to manage the FIFO operations. This unit can handle 128 FFT operations. This system design approach is tested on Matlab. The results indicate that the calculation speed is much faster than common DSP manner. © (2011) Trans Tech Publications. | - |
dc.language | eng | - |
dc.relation.ispartof | Advanced Materials Research | - |
dc.subject | FPGA | - |
dc.subject | Pipelining | - |
dc.subject | DSP | - |
dc.subject | Radix-4 | - |
dc.title | Design of a DSP system based on FPGA | - |
dc.type | Conference_Paper | - |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.4028/www.scientific.net/AMR.317-319.1559 | - |
dc.identifier.scopus | eid_2-s2.0-80053124972 | - |
dc.identifier.volume | 317-319 | - |
dc.identifier.spage | 1559 | - |
dc.identifier.epage | 1562 | - |
dc.identifier.isi | WOS:000308571200298 | - |
dc.identifier.issnl | 1022-6680 | - |