File Download
There are no files associated with this item.
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: Logic simulation with interval-labelled net model
| Title | Logic simulation with interval-labelled net model |
|---|---|
| Authors | |
| Issue Date | 1989 |
| Citation | Proceedings of the 3rd International Workshop on Petri Nets and Performance Models (PNPM'89), Kyoto, Japan, 11-13 December 1989. How to Cite? |
| Abstract | A novel approach to the application of an interval-labeled net model in logic simulation with timing among concurrent processes is introduced. By means of the model, logic circuit properties involving timing information can be specified and simulated in a multiprocessor-based environment using the token-passing algorithm. A logic simulator with timing information with a structure based on this approach is proposed. |
| Persistent Identifier | http://hdl.handle.net/10722/158057 |
| References |
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Chiu, Peter PK | en_US |
| dc.contributor.author | Cheung, YS | en_US |
| dc.date.accessioned | 2012-08-08T08:57:54Z | - |
| dc.date.available | 2012-08-08T08:57:54Z | - |
| dc.date.issued | 1989 | en_US |
| dc.identifier.citation | Proceedings of the 3rd International Workshop on Petri Nets and Performance Models (PNPM'89), Kyoto, Japan, 11-13 December 1989. | - |
| dc.identifier.uri | http://hdl.handle.net/10722/158057 | - |
| dc.description.abstract | A novel approach to the application of an interval-labeled net model in logic simulation with timing among concurrent processes is introduced. By means of the model, logic circuit properties involving timing information can be specified and simulated in a multiprocessor-based environment using the token-passing algorithm. A logic simulator with timing information with a structure based on this approach is proposed. | en_US |
| dc.language | eng | en_US |
| dc.relation.ispartof | International Workshop on Petri Nets and Performance Models Proceedings | - |
| dc.title | Logic simulation with interval-labelled net model | en_US |
| dc.type | Conference_Paper | en_US |
| dc.identifier.email | Cheung, YS:paul.cheung@hku.hk | en_US |
| dc.identifier.authority | Cheung, YS=rp00077 | en_US |
| dc.description.nature | link_to_subscribed_fulltext | en_US |
| dc.identifier.scopus | eid_2-s2.0-0024914667 | en_US |
| dc.relation.references | http://www.scopus.com/mlt/select.url?eid=2-s2.0-0024914667&selection=ref&src=s&origin=recordpage | - |
| dc.identifier.scopusauthorid | Chiu, Peter PK=7103182574 | en_US |
| dc.identifier.scopusauthorid | Cheung, YS=7202595335 | en_US |
| dc.customcontrol.immutable | sml 151028 - meregd | - |