Browsing by Author Chiu, Peter PK

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Showing results 1 to 2 of 2
TitleAuthor(s)Issue Date
Logic simulation with interval-labelled net model
Proceeding/Conference:International Workshop on Petri Nets and Performance Models Proceedings
1989
Primitive interval labelled net model and timing modelling of logic circuits
Proceeding/Conference:Proceedings - IEEE International Symposium on Circuits and Systems
1991