File Download
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1117/12.327034
- Scopus: eid_2-s2.0-0038636456
- Find via
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: FPGA-based floating-point datapath design for geometry processing
| Title | FPGA-based floating-point datapath design for geometry processing |
|---|---|
| Authors | |
| Keywords | FPGA Floating-point Datapath Geometry processing |
| Issue Date | 1998 |
| Publisher | S P I E - International Society for Optical Engineering. The Journal's web site is located at http://www.spie.org/app/Publications/index.cfm?fuseaction=proceedings |
| Citation | Configurable Computing: Technology and Applications, Boston, Massachusetts, USA, 2-3 November 1998. In Proceedings of SPIE, 1998, v. 3526, p. 212-217 How to Cite? |
| Abstract | Geometry processing comprises of a great many computationally intensive floating-point operations. Real- time graphics systems generally use application-specific custom designed parallel hardware to provide the high performance computation power. When designing a graphics engine on a FPGA-based configurable computing system, cost- effectiveness is important. This paper investigates and proposes a cost-effective FPGA-based floating-point datapath for geometry process. It is designed to be a basic building block for FPGA-based geometry processors. The implemented datapath operates at a frequency of 6.25 Mhz and has an average floating-point operation time of 10.2 microseconds. |
| Persistent Identifier | http://hdl.handle.net/10722/46584 |
| ISSN | 2020 SCImago Journal Rankings: 0.192 |
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Xing, S | en_HK |
| dc.contributor.author | Yu, WWH | en_HK |
| dc.date.accessioned | 2007-10-30T06:53:27Z | - |
| dc.date.available | 2007-10-30T06:53:27Z | - |
| dc.date.issued | 1998 | en_HK |
| dc.identifier.citation | Configurable Computing: Technology and Applications, Boston, Massachusetts, USA, 2-3 November 1998. In Proceedings of SPIE, 1998, v. 3526, p. 212-217 | - |
| dc.identifier.issn | 0277-786X | en_HK |
| dc.identifier.uri | http://hdl.handle.net/10722/46584 | - |
| dc.description.abstract | Geometry processing comprises of a great many computationally intensive floating-point operations. Real- time graphics systems generally use application-specific custom designed parallel hardware to provide the high performance computation power. When designing a graphics engine on a FPGA-based configurable computing system, cost- effectiveness is important. This paper investigates and proposes a cost-effective FPGA-based floating-point datapath for geometry process. It is designed to be a basic building block for FPGA-based geometry processors. The implemented datapath operates at a frequency of 6.25 Mhz and has an average floating-point operation time of 10.2 microseconds. | en_HK |
| dc.format.extent | 348203 bytes | - |
| dc.format.extent | 3380 bytes | - |
| dc.format.mimetype | application/pdf | - |
| dc.format.mimetype | text/plain | - |
| dc.language | eng | en_HK |
| dc.publisher | S P I E - International Society for Optical Engineering. The Journal's web site is located at http://www.spie.org/app/Publications/index.cfm?fuseaction=proceedings | en_HK |
| dc.relation.ispartof | Proceedings of SPIE | - |
| dc.rights | Copyright 1998 Society of Photo‑Optical Instrumentation Engineers (SPIE). One print or electronic copy may be made for personal use only. Systematic reproduction and distribution, duplication of any material in this publication for a fee or for commercial purposes, and modification of the contents of the publication are prohibited. This article is available online at https://doi.org/10.1117/12.327034 | - |
| dc.subject | FPGA | en_HK |
| dc.subject | Floating-point | en_HK |
| dc.subject | Datapath | en_HK |
| dc.subject | Geometry processing | en_HK |
| dc.title | FPGA-based floating-point datapath design for geometry processing | en_HK |
| dc.type | Conference_Paper | en_HK |
| dc.identifier.openurl | http://library.hku.hk:4550/resserv?sid=HKU:IR&issn=0277-786X&volume=3526&spage=212&epage=217&date=1998&atitle=FPGA-based+floating-point+datapath+design+for+geometry+processing | en_HK |
| dc.description.nature | published_or_final_version | en_HK |
| dc.identifier.doi | 10.1117/12.327034 | en_HK |
| dc.identifier.scopus | eid_2-s2.0-0038636456 | - |
| dc.identifier.hkuros | 47100 | - |
| dc.identifier.issnl | 0277-786X | - |