File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Article: Projected performance of Si- and 2D-material-based SRAM circuits ranging from 16 nm to 1 nm technology nodes

TitleProjected performance of Si- and 2D-material-based SRAM circuits ranging from 16 nm to 1 nm technology nodes
Authors
Issue Date21-Jun-2024
PublisherNature Research
Citation
Nature Nanotechnology, 2024, v. 19, n. 7, p. 1066-1072 How to Cite?
Abstract

Researchers have been developing 2D materials (2DM) for electronics, which are widely considered a possible replacement for silicon in future technology. Two-dimensional transition metal dichalcogenides are the most promising among the different materials due to their electronic performance and relatively advanced development. Although field-effect transistors (FETs) based on 2D transition metal dichalcogenides have been found to outperform Si in ultrascaled devices, the comparison of 2DM-based and Si-based technologies at the circuit level is still missing. Here we compare 2DM- and Si FET-based static random-access memory (SRAM) circuits across various technology nodes from 16 nm to 1 nm and reveal that the 2DM-based SRAM exhibits superior performance in terms of stability, operating speed and energy efficiency when compared with Si SRAM. This study utilized technology computer-aided design to conduct device and circuit simulations, employing calibrated MoS2 nFETs and WSe2 pFETs. It incorporated layout design rules across various technology nodes to comprehensively analyse their SRAM functionality. The results show that, compared with three-dimensional structure Si transistors at 1 nm node, the planar 2DMFETs exhibited lower capacitance, leading to reduced cell read access time (−16%), reduced time to write (−72%) and lowered dynamic power (−60%). The study highlights the provisional benefits of using planar 2DM transistors to mitigate the performance degradation caused by reduced metal pitch and increased wire resistance in advanced nodes, potentially opening up exciting possibilities for high-performance and low-power circuit applications.


Persistent Identifierhttp://hdl.handle.net/10722/346207
ISSN
2023 Impact Factor: 38.1
2023 SCImago Journal Rankings: 14.577

 

DC FieldValueLanguage
dc.contributor.authorLu, Yu-Cheng-
dc.contributor.authorHuang, Jing-Kai-
dc.contributor.authorChao, Kai-Yuan-
dc.contributor.authorLi, Lain-Jong-
dc.contributor.authorHu, Vita Pi-Ho-
dc.date.accessioned2024-09-12T00:30:51Z-
dc.date.available2024-09-12T00:30:51Z-
dc.date.issued2024-06-21-
dc.identifier.citationNature Nanotechnology, 2024, v. 19, n. 7, p. 1066-1072-
dc.identifier.issn1748-3387-
dc.identifier.urihttp://hdl.handle.net/10722/346207-
dc.description.abstract<p>Researchers have been developing 2D materials (2DM) for electronics, which are widely considered a possible replacement for silicon in future technology. Two-dimensional transition metal dichalcogenides are the most promising among the different materials due to their electronic performance and relatively advanced development. Although field-effect transistors (FETs) based on 2D transition metal dichalcogenides have been found to outperform Si in ultrascaled devices, the comparison of 2DM-based and Si-based technologies at the circuit level is still missing. Here we compare 2DM- and Si FET-based static random-access memory (SRAM) circuits across various technology nodes from 16 nm to 1 nm and reveal that the 2DM-based SRAM exhibits superior performance in terms of stability, operating speed and energy efficiency when compared with Si SRAM. This study utilized technology computer-aided design to conduct device and circuit simulations, employing calibrated MoS<sub>2</sub> nFETs and WSe<sub>2</sub> pFETs. It incorporated layout design rules across various technology nodes to comprehensively analyse their SRAM functionality. The results show that, compared with three-dimensional structure Si transistors at 1 nm node, the planar 2DMFETs exhibited lower capacitance, leading to reduced cell read access time (−16%), reduced time to write (−72%) and lowered dynamic power (−60%). The study highlights the provisional benefits of using planar 2DM transistors to mitigate the performance degradation caused by reduced metal pitch and increased wire resistance in advanced nodes, potentially opening up exciting possibilities for high-performance and low-power circuit applications.</p>-
dc.languageeng-
dc.publisherNature Research-
dc.relation.ispartofNature Nanotechnology-
dc.titleProjected performance of Si- and 2D-material-based SRAM circuits ranging from 16 nm to 1 nm technology nodes-
dc.typeArticle-
dc.identifier.doi10.1038/s41565-024-01693-3-
dc.identifier.scopuseid_2-s2.0-85196506195-
dc.identifier.volume19-
dc.identifier.issue7-
dc.identifier.spage1066-
dc.identifier.epage1072-
dc.identifier.eissn1748-3395-
dc.identifier.issnl1748-3387-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats