File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/TCAD.2018.2883993
- Scopus: eid_2-s2.0-85057777876
- WOS: WOS:000521564100004
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: Resource Management for Improving Soft-Error and Lifetime Reliability of Real-Time MPSoCs
Title | Resource Management for Improving Soft-Error and Lifetime Reliability of Real-Time MPSoCs |
---|---|
Authors | |
Keywords | Lifetime reliability (LTR) real-time multiprocessor system-on-chip (MPSoC) systems soft-error reliability (SER) task allocation and scheduling |
Issue Date | 2019 |
Citation | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, v. 38, n. 12, p. 2215-2228 How to Cite? |
Abstract | Multiprocessor system-on-chip (MPSoC) has been widely used in many real-time embedded systems where both soft-error reliability (SER) and lifetime reliability (LTR) are key concerns. Many existing works have investigated them, but they focus either on handling one of the two reliability concerns or on improving one type of reliability under the constraint of the other. These techniques are thus not applicable to maximize SER and LTR simultaneously, which is highly desired in some real-world applications. In this paper, we study the joint optimization of SER and LTR for real-time MPSoCs. We propose a novel static task scheduling algorithm to simultaneously maximize SER and LTR for real-time homogeneous MPSoC systems under the constraints of deadline, energy budget, and task precedence. Specifically, we develop a new solution representation scheme and two evolutionary operators that are closely integrated with two popular multiobjective evolutionary optimization frameworks, namely NSGAII and SPEA2. Extensive experimental results on standard benchmarks and synthetic applications show the efficacy of our scheme. More specifically, our scheme can achieve significantly better solutions (i.e., LTR-SER tradeoff fronts) with remarkably higher hypervolume and can be dozens or even hundreds of times faster than the state-of-the-art algorithms. The results also demonstrate that our scheme can be applied to heterogeneous MPSoC systems and is effective in improving reliability for heterogeneous MPSoC systems. |
Persistent Identifier | http://hdl.handle.net/10722/336208 |
ISSN | 2023 Impact Factor: 2.7 2023 SCImago Journal Rankings: 0.957 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Zhou, Junlong | - |
dc.contributor.author | Sun, Jin | - |
dc.contributor.author | Zhou, Xiumin | - |
dc.contributor.author | Wei, Tongquan | - |
dc.contributor.author | Chen, Mingsong | - |
dc.contributor.author | Hu, Shiyan | - |
dc.contributor.author | Hu, Xiaobo Sharon | - |
dc.date.accessioned | 2024-01-15T08:24:28Z | - |
dc.date.available | 2024-01-15T08:24:28Z | - |
dc.date.issued | 2019 | - |
dc.identifier.citation | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, v. 38, n. 12, p. 2215-2228 | - |
dc.identifier.issn | 0278-0070 | - |
dc.identifier.uri | http://hdl.handle.net/10722/336208 | - |
dc.description.abstract | Multiprocessor system-on-chip (MPSoC) has been widely used in many real-time embedded systems where both soft-error reliability (SER) and lifetime reliability (LTR) are key concerns. Many existing works have investigated them, but they focus either on handling one of the two reliability concerns or on improving one type of reliability under the constraint of the other. These techniques are thus not applicable to maximize SER and LTR simultaneously, which is highly desired in some real-world applications. In this paper, we study the joint optimization of SER and LTR for real-time MPSoCs. We propose a novel static task scheduling algorithm to simultaneously maximize SER and LTR for real-time homogeneous MPSoC systems under the constraints of deadline, energy budget, and task precedence. Specifically, we develop a new solution representation scheme and two evolutionary operators that are closely integrated with two popular multiobjective evolutionary optimization frameworks, namely NSGAII and SPEA2. Extensive experimental results on standard benchmarks and synthetic applications show the efficacy of our scheme. More specifically, our scheme can achieve significantly better solutions (i.e., LTR-SER tradeoff fronts) with remarkably higher hypervolume and can be dozens or even hundreds of times faster than the state-of-the-art algorithms. The results also demonstrate that our scheme can be applied to heterogeneous MPSoC systems and is effective in improving reliability for heterogeneous MPSoC systems. | - |
dc.language | eng | - |
dc.relation.ispartof | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | - |
dc.subject | Lifetime reliability (LTR) | - |
dc.subject | real-time multiprocessor system-on-chip (MPSoC) systems | - |
dc.subject | soft-error reliability (SER) | - |
dc.subject | task allocation and scheduling | - |
dc.title | Resource Management for Improving Soft-Error and Lifetime Reliability of Real-Time MPSoCs | - |
dc.type | Article | - |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.1109/TCAD.2018.2883993 | - |
dc.identifier.scopus | eid_2-s2.0-85057777876 | - |
dc.identifier.volume | 38 | - |
dc.identifier.issue | 12 | - |
dc.identifier.spage | 2215 | - |
dc.identifier.epage | 2228 | - |
dc.identifier.eissn | 1937-4151 | - |
dc.identifier.isi | WOS:000521564100004 | - |