File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Article: Smart home scheduling for cost reduction and its implementation on FPGA

TitleSmart home scheduling for cost reduction and its implementation on FPGA
Authors
Keywordsdynamic programming
energy consumption balancing
FPGA implementation
monetary cost minimization
Smart home
Issue Date2015
Citation
Journal of Circuits, Systems and Computers, 2015, v. 24, n. 4, article no. 1550044 How to Cite?
AbstractIn a typical smart home scenario, various household appliances of a residential user such as washing machine and plug-in hybrid electric vehicle (PHEV) are connected via a home area network. Household appliances can be automatically scheduled by a central controller for satisfying the timing and energy constraints. It enables the reduction of monetary cost of electricity consumption and the peak energy load of the home system. On the other hand, the prevailing household appliances usually offer multiple discrete power levels. However, the existing smart home scheduling controllers can only handle the continuous power levels, while makes them unsuitable for prevailing household appliances. In this paper, a dynamic programming-based scheduling technique is proposed and implemented on FPGA to schedule household appliances with discrete power levels. It features a solution pruning technique, which can largely improve the time complexity. A case study which constitutes ten household appliances is performed. The experimental results demonstrate that our technique can reduce the monetary cost by 39.3% on weekday and 27.2% on weekend, respectively, comparing to the traditional scheduling. For energy consumption balancing, it shows that the peak to average ratio (PAR) of the energy consumption is reduced by 43.6% on weekday and 24.0% on weekend, respectively.
Persistent Identifierhttp://hdl.handle.net/10722/336135
ISSN
2023 Impact Factor: 0.9
2023 SCImago Journal Rankings: 0.298
ISI Accession Number ID

 

DC FieldValueLanguage
dc.contributor.authorLiu, Lin-
dc.contributor.authorYang, Xin-
dc.contributor.authorHuang, Han-
dc.contributor.authorHu, Shiyan-
dc.date.accessioned2024-01-15T08:23:47Z-
dc.date.available2024-01-15T08:23:47Z-
dc.date.issued2015-
dc.identifier.citationJournal of Circuits, Systems and Computers, 2015, v. 24, n. 4, article no. 1550044-
dc.identifier.issn0218-1266-
dc.identifier.urihttp://hdl.handle.net/10722/336135-
dc.description.abstractIn a typical smart home scenario, various household appliances of a residential user such as washing machine and plug-in hybrid electric vehicle (PHEV) are connected via a home area network. Household appliances can be automatically scheduled by a central controller for satisfying the timing and energy constraints. It enables the reduction of monetary cost of electricity consumption and the peak energy load of the home system. On the other hand, the prevailing household appliances usually offer multiple discrete power levels. However, the existing smart home scheduling controllers can only handle the continuous power levels, while makes them unsuitable for prevailing household appliances. In this paper, a dynamic programming-based scheduling technique is proposed and implemented on FPGA to schedule household appliances with discrete power levels. It features a solution pruning technique, which can largely improve the time complexity. A case study which constitutes ten household appliances is performed. The experimental results demonstrate that our technique can reduce the monetary cost by 39.3% on weekday and 27.2% on weekend, respectively, comparing to the traditional scheduling. For energy consumption balancing, it shows that the peak to average ratio (PAR) of the energy consumption is reduced by 43.6% on weekday and 24.0% on weekend, respectively.-
dc.languageeng-
dc.relation.ispartofJournal of Circuits, Systems and Computers-
dc.subjectdynamic programming-
dc.subjectenergy consumption balancing-
dc.subjectFPGA implementation-
dc.subjectmonetary cost minimization-
dc.subjectSmart home-
dc.titleSmart home scheduling for cost reduction and its implementation on FPGA-
dc.typeArticle-
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1142/S0218126615500449-
dc.identifier.scopuseid_2-s2.0-84928385372-
dc.identifier.volume24-
dc.identifier.issue4-
dc.identifier.spagearticle no. 1550044-
dc.identifier.epagearticle no. 1550044-
dc.identifier.isiWOS:000350569400001-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats