File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/ICCAD.2011.6105383
- Scopus: eid_2-s2.0-84862948892
- Find via
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: Power grid analysis with hierarchical support graphs
Title | Power grid analysis with hierarchical support graphs |
---|---|
Authors | |
Issue Date | 2011 |
Citation | IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, 2011, p. 543-547 How to Cite? |
Abstract | It is increasingly challenging to analyze present day large-scale power delivery networks (PDNs) due to the drastically growing complexity in power grid design. To achieve greater runtime and memory efficiencies, a variety of preconditioned iterative algorithms has been investigated in the past few decades with promising performance, while incremental power grid analysis also becomes popular to facilitate fast re-simulations of corrected designs. Although existing preconditioned solvers, such as incomplete matrix factor-based preconditioners, usually exhibit high efficiency in memory usage, their convergence behaviors are not always satisfactory. In this work, we present a novel hierarchical support-graph preconditioned iterative algorithm that constructs preconditioners by generating spanning trees in power supply networks for fast power grid analysis. The support-graph preconditioner is efficient for handling complex power grid structures (regular or irregular grids), and can facilitate very fast incremental analysis. Our experimental results on IBM power grid benchmarks show that compared with the best direct or iterative solvers, the proposed support-graph preconditioned iterative solver achieves up to 3.6X speedups for DC analysis, and up to 22X speedups for incremental analysis, while reducing the memory consumption by a factor of four. © 2011 IEEE. |
Persistent Identifier | http://hdl.handle.net/10722/336102 |
ISSN | 2023 SCImago Journal Rankings: 0.894 |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Zhao, Xueqian | - |
dc.contributor.author | Wang, Jia | - |
dc.contributor.author | Feng, Zhuo | - |
dc.contributor.author | Hu, Shiyan | - |
dc.date.accessioned | 2024-01-15T08:23:28Z | - |
dc.date.available | 2024-01-15T08:23:28Z | - |
dc.date.issued | 2011 | - |
dc.identifier.citation | IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, 2011, p. 543-547 | - |
dc.identifier.issn | 1092-3152 | - |
dc.identifier.uri | http://hdl.handle.net/10722/336102 | - |
dc.description.abstract | It is increasingly challenging to analyze present day large-scale power delivery networks (PDNs) due to the drastically growing complexity in power grid design. To achieve greater runtime and memory efficiencies, a variety of preconditioned iterative algorithms has been investigated in the past few decades with promising performance, while incremental power grid analysis also becomes popular to facilitate fast re-simulations of corrected designs. Although existing preconditioned solvers, such as incomplete matrix factor-based preconditioners, usually exhibit high efficiency in memory usage, their convergence behaviors are not always satisfactory. In this work, we present a novel hierarchical support-graph preconditioned iterative algorithm that constructs preconditioners by generating spanning trees in power supply networks for fast power grid analysis. The support-graph preconditioner is efficient for handling complex power grid structures (regular or irregular grids), and can facilitate very fast incremental analysis. Our experimental results on IBM power grid benchmarks show that compared with the best direct or iterative solvers, the proposed support-graph preconditioned iterative solver achieves up to 3.6X speedups for DC analysis, and up to 22X speedups for incremental analysis, while reducing the memory consumption by a factor of four. © 2011 IEEE. | - |
dc.language | eng | - |
dc.relation.ispartof | IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD | - |
dc.title | Power grid analysis with hierarchical support graphs | - |
dc.type | Conference_Paper | - |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.1109/ICCAD.2011.6105383 | - |
dc.identifier.scopus | eid_2-s2.0-84862948892 | - |
dc.identifier.spage | 543 | - |
dc.identifier.epage | 547 | - |