File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: Parallel hierarchical cross entropy optimization for on-chip decap budgeting

TitleParallel hierarchical cross entropy optimization for on-chip decap budgeting
Authors
KeywordsCross-Entropy
Decoupling Capacitor
Parallel Computing
Issue Date2010
Citation
Proceedings - Design Automation Conference, 2010, p. 843-848 How to Cite?
AbstractDecoupling capacitor (decap) placement has been widely adopted as an effective way to suppress dynamic power supply noise. Traditional decap budgeting algorithms usually explore the sensitivity-based nonlinear optimizations or conjugate gradient methods, which can be prohibitively expensive for large-scale decap budgeting problems. We present a hierarchical cross entropy (CE) optimization technique for solving the decap budgeting problem. CE is an advanced optimization framework which explores the power of rare-event probability theory and importance sampling. To achieve high efficiency, a sensitivity-guided cross entropy (SCE) algorithm is proposed which integrates CE with a partitioningbased sampling strategy to effectively reduce the dimensionality in solving the large scale decap budgeting problems. Extensive experiments on industrial power grid benchmarks show that the proposed SCE method converges 2X faster than the prior methods and 10X faster than the standard CE method, while gaining up to 25% improvement on power grid supply noise. Importantly, the proposed SCE algorithm is parallel-friendly since the simulation samples of each SCE iteration can be independently obtained in parallel. We obtain up to 1.9X speedup when running the SCE decap budgeting algorithm on a dual-core-dual-GPU system. Copyright 2010 ACM.
Persistent Identifierhttp://hdl.handle.net/10722/336087
ISSN
2020 SCImago Journal Rankings: 0.518

 

DC FieldValueLanguage
dc.contributor.authorZhao, Xueqian-
dc.contributor.authorGuo, Yonghe-
dc.contributor.authorFeng, Zhuo-
dc.contributor.authorHu, Shiyan-
dc.date.accessioned2024-01-15T08:23:19Z-
dc.date.available2024-01-15T08:23:19Z-
dc.date.issued2010-
dc.identifier.citationProceedings - Design Automation Conference, 2010, p. 843-848-
dc.identifier.issn0738-100X-
dc.identifier.urihttp://hdl.handle.net/10722/336087-
dc.description.abstractDecoupling capacitor (decap) placement has been widely adopted as an effective way to suppress dynamic power supply noise. Traditional decap budgeting algorithms usually explore the sensitivity-based nonlinear optimizations or conjugate gradient methods, which can be prohibitively expensive for large-scale decap budgeting problems. We present a hierarchical cross entropy (CE) optimization technique for solving the decap budgeting problem. CE is an advanced optimization framework which explores the power of rare-event probability theory and importance sampling. To achieve high efficiency, a sensitivity-guided cross entropy (SCE) algorithm is proposed which integrates CE with a partitioningbased sampling strategy to effectively reduce the dimensionality in solving the large scale decap budgeting problems. Extensive experiments on industrial power grid benchmarks show that the proposed SCE method converges 2X faster than the prior methods and 10X faster than the standard CE method, while gaining up to 25% improvement on power grid supply noise. Importantly, the proposed SCE algorithm is parallel-friendly since the simulation samples of each SCE iteration can be independently obtained in parallel. We obtain up to 1.9X speedup when running the SCE decap budgeting algorithm on a dual-core-dual-GPU system. Copyright 2010 ACM.-
dc.languageeng-
dc.relation.ispartofProceedings - Design Automation Conference-
dc.subjectCross-Entropy-
dc.subjectDecoupling Capacitor-
dc.subjectParallel Computing-
dc.titleParallel hierarchical cross entropy optimization for on-chip decap budgeting-
dc.typeConference_Paper-
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1145/1837274.1837485-
dc.identifier.scopuseid_2-s2.0-77956210668-
dc.identifier.spage843-
dc.identifier.epage848-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats