File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Article: Three-dimensional memristor circuits as complex neural networks

TitleThree-dimensional memristor circuits as complex neural networks
Authors
Issue Date2020
Citation
Nature Electronics, 2020, v. 3, n. 4, p. 225-232 How to Cite?
Abstract© 2020, The Author(s), under exclusive licence to Springer Nature Limited. Constructing a computing circuit in three dimensions (3D) is a necessary step to enable the massive connections and efficient communications required in complex neural networks. 3D circuits based on conventional complementary metal–oxide–semiconductor transistors are, however, difficult to build because of challenges involved in growing or stacking multilayer single-crystalline silicon channels. Here we report a 3D circuit composed of eight layers of monolithically integrated memristive devices. The vertically aligned input and output electrodes in our 3D structure make it possible to directly map and implement complex neural networks. As a proof-of-concept demonstration, we programmed parallelly operated kernels into the 3D array, implemented a convolutional neural network and achieved software-comparable accuracy in recognizing handwritten digits from the Modified National Institute of Standard and Technology database. We also demonstrated the edge detection of moving objects in videos by applying groups of Prewitt filters in the 3D array to process pixels in parallel.
Persistent Identifierhttp://hdl.handle.net/10722/287063
ISI Accession Number ID

 

DC FieldValueLanguage
dc.contributor.authorLin, Peng-
dc.contributor.authorLi, Can-
dc.contributor.authorWang, Zhongrui-
dc.contributor.authorLi, Yunning-
dc.contributor.authorJiang, Hao-
dc.contributor.authorSong, Wenhao-
dc.contributor.authorRao, Mingyi-
dc.contributor.authorZhuo, Ye-
dc.contributor.authorUpadhyay, Navnidhi K.-
dc.contributor.authorBarnell, Mark-
dc.contributor.authorWu, Qing-
dc.contributor.authorYang, J. Joshua-
dc.contributor.authorXia, Qiangfei-
dc.date.accessioned2020-09-07T11:46:24Z-
dc.date.available2020-09-07T11:46:24Z-
dc.date.issued2020-
dc.identifier.citationNature Electronics, 2020, v. 3, n. 4, p. 225-232-
dc.identifier.urihttp://hdl.handle.net/10722/287063-
dc.description.abstract© 2020, The Author(s), under exclusive licence to Springer Nature Limited. Constructing a computing circuit in three dimensions (3D) is a necessary step to enable the massive connections and efficient communications required in complex neural networks. 3D circuits based on conventional complementary metal–oxide–semiconductor transistors are, however, difficult to build because of challenges involved in growing or stacking multilayer single-crystalline silicon channels. Here we report a 3D circuit composed of eight layers of monolithically integrated memristive devices. The vertically aligned input and output electrodes in our 3D structure make it possible to directly map and implement complex neural networks. As a proof-of-concept demonstration, we programmed parallelly operated kernels into the 3D array, implemented a convolutional neural network and achieved software-comparable accuracy in recognizing handwritten digits from the Modified National Institute of Standard and Technology database. We also demonstrated the edge detection of moving objects in videos by applying groups of Prewitt filters in the 3D array to process pixels in parallel.-
dc.languageeng-
dc.relation.ispartofNature Electronics-
dc.titleThree-dimensional memristor circuits as complex neural networks-
dc.typeArticle-
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1038/s41928-020-0397-9-
dc.identifier.scopuseid_2-s2.0-85083645943-
dc.identifier.volume3-
dc.identifier.issue4-
dc.identifier.spage225-
dc.identifier.epage232-
dc.identifier.eissn2520-1131-
dc.identifier.isiWOS:000526197300001-
dc.identifier.issnl2520-1131-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats