File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/TNANO.2019.2936239
- Scopus: eid_2-s2.0-85072964294
- WOS: WOS:000492159400001
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection
Title | Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection |
---|---|
Authors | |
Keywords | regular expression matching network security Memristor finite automata TCAM resistive RAM |
Issue Date | 2019 |
Citation | IEEE Transactions on Nanotechnology, 2019, v. 18, p. 963-970 How to Cite? |
Abstract | © 2002-2012 IEEE. We propose memristor-based TCAMs (Ternary Content Addressable Memory) circuits to accelerate Regular Expression (RegEx) matching through in memory processing of finite automata. RegEx matching is a key function in network security to find malicious actors. However, RegEx matching latency and power can be incredibly high and current proposals are challenged to perform wire-speed matching for large rulesets. Our approach dramatically decreases operating power, enables high throughput, and the use of nanoscale memristor TCAM circuits (mTCAMs) enables compression techniques to expand rulesets. We fabricated and demonstrated nanoscale memristor TCAM cells. SPICE simulations investigate performance at scale and a mTCAM dynamic power model using 16 nm layout parameters demonstrates \sim0.2 fJ/bit/search energy for a 36 × 250 mTCAM array. A tiled architecture is proposed to implement a Snort ruleset and assess application performance. Compared to a state-of-The-Art FPGA approach (2 Gbps, \sim1 W), we show \times 4 throughput (8 Gbps) at 55\% the power (0.55 W) without standard TCAM power-saving techniques. Our performance comparison improves further when striding (searching multiple characters at once) is considered, resulting in 47.2 Gbps at 1.2 W for our approach compared to 3.9 Gbps at 630 mW for strided FPGA NFA, demonstrating a promising path to wire-speed RegEx matching on large scale rulesets. |
Persistent Identifier | http://hdl.handle.net/10722/287002 |
ISSN | 2023 Impact Factor: 2.1 2023 SCImago Journal Rankings: 0.435 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Graves, Catherine E. | - |
dc.contributor.author | Li, Can | - |
dc.contributor.author | Sheng, Xia | - |
dc.contributor.author | Ma, Wen | - |
dc.contributor.author | Chalamalasetti, Sai Rahul | - |
dc.contributor.author | Miller, Darrin | - |
dc.contributor.author | Ignowski, James S. | - |
dc.contributor.author | Buchanan, Brent | - |
dc.contributor.author | Zheng, Le | - |
dc.contributor.author | Lam, Si Ty | - |
dc.contributor.author | Li, Xuema | - |
dc.contributor.author | Kiyama, Lennie | - |
dc.contributor.author | Foltin, Martin | - |
dc.contributor.author | Hardy, Matthew P. | - |
dc.contributor.author | Strachan, John Paul | - |
dc.date.accessioned | 2020-09-07T11:46:14Z | - |
dc.date.available | 2020-09-07T11:46:14Z | - |
dc.date.issued | 2019 | - |
dc.identifier.citation | IEEE Transactions on Nanotechnology, 2019, v. 18, p. 963-970 | - |
dc.identifier.issn | 1536-125X | - |
dc.identifier.uri | http://hdl.handle.net/10722/287002 | - |
dc.description.abstract | © 2002-2012 IEEE. We propose memristor-based TCAMs (Ternary Content Addressable Memory) circuits to accelerate Regular Expression (RegEx) matching through in memory processing of finite automata. RegEx matching is a key function in network security to find malicious actors. However, RegEx matching latency and power can be incredibly high and current proposals are challenged to perform wire-speed matching for large rulesets. Our approach dramatically decreases operating power, enables high throughput, and the use of nanoscale memristor TCAM circuits (mTCAMs) enables compression techniques to expand rulesets. We fabricated and demonstrated nanoscale memristor TCAM cells. SPICE simulations investigate performance at scale and a mTCAM dynamic power model using 16 nm layout parameters demonstrates \sim0.2 fJ/bit/search energy for a 36 × 250 mTCAM array. A tiled architecture is proposed to implement a Snort ruleset and assess application performance. Compared to a state-of-The-Art FPGA approach (2 Gbps, \sim1 W), we show \times 4 throughput (8 Gbps) at 55\% the power (0.55 W) without standard TCAM power-saving techniques. Our performance comparison improves further when striding (searching multiple characters at once) is considered, resulting in 47.2 Gbps at 1.2 W for our approach compared to 3.9 Gbps at 630 mW for strided FPGA NFA, demonstrating a promising path to wire-speed RegEx matching on large scale rulesets. | - |
dc.language | eng | - |
dc.relation.ispartof | IEEE Transactions on Nanotechnology | - |
dc.subject | regular expression matching | - |
dc.subject | network security | - |
dc.subject | Memristor | - |
dc.subject | finite automata | - |
dc.subject | TCAM | - |
dc.subject | resistive RAM | - |
dc.title | Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection | - |
dc.type | Article | - |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.1109/TNANO.2019.2936239 | - |
dc.identifier.scopus | eid_2-s2.0-85072964294 | - |
dc.identifier.volume | 18 | - |
dc.identifier.spage | 963 | - |
dc.identifier.epage | 970 | - |
dc.identifier.eissn | 1941-0085 | - |
dc.identifier.isi | WOS:000492159400001 | - |
dc.identifier.issnl | 1536-125X | - |