File Download
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/TED.2013.2285588
- Scopus: eid_2-s2.0-84889575741
- WOS: WOS:000327584400006
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: 3-D statistical simulation comparison of oxide reliability of planar MOSFETs and FinFET
Title | 3-D statistical simulation comparison of oxide reliability of planar MOSFETs and FinFET |
---|---|
Authors | |
Keywords | fully depleted silicon on insulator (FDSoI) FinFET Device modeling variability reliability nanoscale MOSFETs |
Issue Date | 2013 |
Citation | IEEE Transactions on Electron Devices, 2013, v. 60, n. 12, p. 4008-4013 How to Cite? |
Abstract | New transistor architectures such as fully depleted silicon on insulator (FDSoI) MOSFETs and FinFETs have been introduced in advanced CMOS technology generations to boost performance and to reduce statistical variability (SV). In this paper, the robustness of these architectures to random telegraph noise and bias temperature instability issues is investigated using comprehensive 3-D numerical simulations, and results are compared with those obtained from conventional bulk MOSFETs. Not only the impact of static trapped charges is investigated, but also the charge trapping dynamics are studied to allow device lifetime and failure rate predictions. Our results show that device-to-device variability is barely increased by progressive oxide charge trapping in bulk devices. On the contrary, oxide degradation determines the SV of SoI and FinFET devices. However, the SoI and multigate transistor architectures are shown to be significantly more robust in terms of immunity to time-dependent SV when compared with the conventional bulk device. The comparative study here presented could be of significant importance for reliability resistant CMOS circuits and systems design. © 2013 IEEE. |
Persistent Identifier | http://hdl.handle.net/10722/221351 |
ISSN | 2023 Impact Factor: 2.9 2023 SCImago Journal Rankings: 0.785 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Gerrer, Louis | - |
dc.contributor.author | Amoroso, Salvatore Maria | - |
dc.contributor.author | Markov, Stanislav | - |
dc.contributor.author | Adamu-Lema, Fikru | - |
dc.contributor.author | Asenov, Asen | - |
dc.date.accessioned | 2015-11-18T06:09:04Z | - |
dc.date.available | 2015-11-18T06:09:04Z | - |
dc.date.issued | 2013 | - |
dc.identifier.citation | IEEE Transactions on Electron Devices, 2013, v. 60, n. 12, p. 4008-4013 | - |
dc.identifier.issn | 0018-9383 | - |
dc.identifier.uri | http://hdl.handle.net/10722/221351 | - |
dc.description.abstract | New transistor architectures such as fully depleted silicon on insulator (FDSoI) MOSFETs and FinFETs have been introduced in advanced CMOS technology generations to boost performance and to reduce statistical variability (SV). In this paper, the robustness of these architectures to random telegraph noise and bias temperature instability issues is investigated using comprehensive 3-D numerical simulations, and results are compared with those obtained from conventional bulk MOSFETs. Not only the impact of static trapped charges is investigated, but also the charge trapping dynamics are studied to allow device lifetime and failure rate predictions. Our results show that device-to-device variability is barely increased by progressive oxide charge trapping in bulk devices. On the contrary, oxide degradation determines the SV of SoI and FinFET devices. However, the SoI and multigate transistor architectures are shown to be significantly more robust in terms of immunity to time-dependent SV when compared with the conventional bulk device. The comparative study here presented could be of significant importance for reliability resistant CMOS circuits and systems design. © 2013 IEEE. | - |
dc.language | eng | - |
dc.relation.ispartof | IEEE Transactions on Electron Devices | - |
dc.subject | fully depleted silicon on insulator (FDSoI) | - |
dc.subject | FinFET | - |
dc.subject | Device modeling | - |
dc.subject | variability | - |
dc.subject | reliability | - |
dc.subject | nanoscale MOSFETs | - |
dc.title | 3-D statistical simulation comparison of oxide reliability of planar MOSFETs and FinFET | - |
dc.type | Article | - |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.1109/TED.2013.2285588 | - |
dc.identifier.scopus | eid_2-s2.0-84889575741 | - |
dc.identifier.hkuros | 234559 | - |
dc.identifier.volume | 60 | - |
dc.identifier.issue | 12 | - |
dc.identifier.spage | 4008 | - |
dc.identifier.epage | 4013 | - |
dc.identifier.isi | WOS:000327584400006 | - |
dc.identifier.issnl | 0018-9383 | - |