File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/ICGCS.2010.5543035
- Scopus: eid_2-s2.0-77956605224
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: Hybrid reconfigurable architecture for low power digital signal processing system
Title | Hybrid reconfigurable architecture for low power digital signal processing system |
---|---|
Authors | |
Issue Date | 2010 |
Citation | 1St International Conference On Green Circuits And Systems, Icgcs 2010, 2010, p. 370-374 How to Cite? |
Abstract | This paper presents an architecture for a hybrid re-configurable device which is specifically optimized for acoustic applications. In the proposed architecture, Finegrained units are used for implementing control logic and bit-oriented operations, while parameterised and reconfigurable word-based coarse-grained units incorporating word-oriented lookup tables and fast fourier transformation (FFT) are used to implement datapaths. In order to facilitate comparison with existing FPGA devices, the virtual embedded block (WEB) scheme is proposed to model embedded blocks using existing FPGA tools. This methodology involves adopting existing FPGA resources to model the size, position and delay of the embedded elements. We show significant power reduction when comparing with existing reconfigurable device implementing the same acoustic applications. © 2010 IEEE. |
Persistent Identifier | http://hdl.handle.net/10722/155934 |
References |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Ho, CH | en_US |
dc.contributor.author | Yiu, CKF | en_US |
dc.date.accessioned | 2012-08-08T08:38:29Z | - |
dc.date.available | 2012-08-08T08:38:29Z | - |
dc.date.issued | 2010 | en_US |
dc.identifier.citation | 1St International Conference On Green Circuits And Systems, Icgcs 2010, 2010, p. 370-374 | en_US |
dc.identifier.uri | http://hdl.handle.net/10722/155934 | - |
dc.description.abstract | This paper presents an architecture for a hybrid re-configurable device which is specifically optimized for acoustic applications. In the proposed architecture, Finegrained units are used for implementing control logic and bit-oriented operations, while parameterised and reconfigurable word-based coarse-grained units incorporating word-oriented lookup tables and fast fourier transformation (FFT) are used to implement datapaths. In order to facilitate comparison with existing FPGA devices, the virtual embedded block (WEB) scheme is proposed to model embedded blocks using existing FPGA tools. This methodology involves adopting existing FPGA resources to model the size, position and delay of the embedded elements. We show significant power reduction when comparing with existing reconfigurable device implementing the same acoustic applications. © 2010 IEEE. | en_US |
dc.language | eng | en_US |
dc.relation.ispartof | 1st International Conference on Green Circuits and Systems, ICGCS 2010 | en_US |
dc.title | Hybrid reconfigurable architecture for low power digital signal processing system | en_US |
dc.type | Conference_Paper | en_US |
dc.identifier.email | Yiu, CKF:cedric@hkucc.hku.hk | en_US |
dc.identifier.authority | Yiu, CKF=rp00206 | en_US |
dc.description.nature | link_to_subscribed_fulltext | en_US |
dc.identifier.doi | 10.1109/ICGCS.2010.5543035 | en_US |
dc.identifier.scopus | eid_2-s2.0-77956605224 | en_US |
dc.relation.references | http://www.scopus.com/mlt/select.url?eid=2-s2.0-77956605224&selection=ref&src=s&origin=recordpage | en_US |
dc.identifier.spage | 370 | en_US |
dc.identifier.epage | 374 | en_US |
dc.identifier.scopusauthorid | Ho, CH=24479320100 | en_US |
dc.identifier.scopusauthorid | Yiu, CKF=24802813000 | en_US |