File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: A novel feedback mechanism for load balanced two-stage switches

TitleA novel feedback mechanism for load balanced two-stage switches
Authors
Issue Date2007
PublisherIEEE.
Citation
Ieee International Conference On Communications, 2007, p. 6193-6198 How to Cite?
AbstractA novel feedback mechanism is proposed in this paper to enhance the performance of load-balanced two-stage switches. The key idea is to properly select and coordinate the two sequences of TV deterministic configurations used by the two stages of switch fabrics, thereby forming a joint sequence with both staggered symmetry property and in-order packet delivery property. With a single-packet-buffer-per-middle-stage VOQ, a joint sequence with both properties is first constructed. Then based on it, an efficient feedback mechanism is designed to allow the right piece of middle-stage port occupancy information to be delivered to the right input port at the right time. In each time slot, an input selects a packet for sending based on its port-based scheduling algorithm. To this end, three simple port-based scheduling algorithms, RR, LQF and EDF, are also proposed. Simulation results show that with our proposed feedback mechanism, the three scheduling algorithms gives an unbeatable delay-throughput performance under various traffic conditions. © 2007 IEEE.
Persistent Identifierhttp://hdl.handle.net/10722/99107
ISSN
2023 SCImago Journal Rankings: 0.861
References

 

DC FieldValueLanguage
dc.contributor.authorYeung, KLen_HK
dc.contributor.authorHu, Ben_HK
dc.contributor.authorLiu, NHen_HK
dc.date.accessioned2010-09-25T18:16:09Z-
dc.date.available2010-09-25T18:16:09Z-
dc.date.issued2007en_HK
dc.identifier.citationIeee International Conference On Communications, 2007, p. 6193-6198en_HK
dc.identifier.issn0536-1486en_HK
dc.identifier.urihttp://hdl.handle.net/10722/99107-
dc.description.abstractA novel feedback mechanism is proposed in this paper to enhance the performance of load-balanced two-stage switches. The key idea is to properly select and coordinate the two sequences of TV deterministic configurations used by the two stages of switch fabrics, thereby forming a joint sequence with both staggered symmetry property and in-order packet delivery property. With a single-packet-buffer-per-middle-stage VOQ, a joint sequence with both properties is first constructed. Then based on it, an efficient feedback mechanism is designed to allow the right piece of middle-stage port occupancy information to be delivered to the right input port at the right time. In each time slot, an input selects a packet for sending based on its port-based scheduling algorithm. To this end, three simple port-based scheduling algorithms, RR, LQF and EDF, are also proposed. Simulation results show that with our proposed feedback mechanism, the three scheduling algorithms gives an unbeatable delay-throughput performance under various traffic conditions. © 2007 IEEE.en_HK
dc.languageengen_HK
dc.publisherIEEE.en_HK
dc.relation.ispartofIEEE International Conference on Communicationsen_HK
dc.titleA novel feedback mechanism for load balanced two-stage switchesen_HK
dc.typeConference_Paperen_HK
dc.identifier.emailYeung, KL:kyeung@eee.hku.hken_HK
dc.identifier.authorityYeung, KL=rp00204en_HK
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1109/ICC.2007.1025en_HK
dc.identifier.scopuseid_2-s2.0-38549103658en_HK
dc.identifier.hkuros133932en_HK
dc.relation.referenceshttp://www.scopus.com/mlt/select.url?eid=2-s2.0-38549103658&selection=ref&src=s&origin=recordpageen_HK
dc.identifier.spage6193en_HK
dc.identifier.epage6198en_HK
dc.identifier.scopusauthoridYeung, KL=7202424908en_HK
dc.identifier.scopusauthoridHu, B=36617158500en_HK
dc.identifier.scopusauthoridLiu, NH=7402430988en_HK
dc.identifier.issnl0536-1486-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats