File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: A novel approach base on electric field analysis to reduce crosstalk problem on PCB

TitleA novel approach base on electric field analysis to reduce crosstalk problem on PCB
Authors
Wu, XLee, CMPong, MHQian, ZM
Issue Date1999
Citation
Proceedings of the 1999 30th Annual IEEE Power Electronics Specialists Conference (PESC'99), Charleston, SC., 27 June-1 July 1999. In IEEE Power Electronics Specialists Conference Record, 1999, v. 2, p. 845-849 How to Cite?
AbstractParasitic capacitance between printed traces have severe influence on EMC performance of switching power supply. A field-oriented PCB layout CAD method is proposed to reduce Electric field coupling on PCB. Emission map of noisy trace provide a visual aid to PCB designer. A coupling index feed back a value to indicate coupling level between traces in real-time. Genetic algorithm based on coupling index is implemented to obtain the best layout. Simulation and experiment are carried out to verify these ideas.
Persistent Identifierhttp://hdl.handle.net/10722/99019
ISSN
0275-9306
2019 SCImago Journal Rankings: 0.125

 

DC FieldValueLanguage
dc.contributor.authorWu, Xen_HK
dc.contributor.authorLee, CMen_HK
dc.contributor.authorPong, MHen_HK
dc.contributor.authorQian, ZM-
dc.date.accessioned2010-09-25T18:12:31Z-
dc.date.available2010-09-25T18:12:31Z-
dc.date.issued1999en_HK
dc.identifier.citationProceedings of the 1999 30th Annual IEEE Power Electronics Specialists Conference (PESC'99), Charleston, SC., 27 June-1 July 1999. In IEEE Power Electronics Specialists Conference Record, 1999, v. 2, p. 845-849en_HK
dc.identifier.issn0275-9306-
dc.identifier.urihttp://hdl.handle.net/10722/99019-
dc.description.abstractParasitic capacitance between printed traces have severe influence on EMC performance of switching power supply. A field-oriented PCB layout CAD method is proposed to reduce Electric field coupling on PCB. Emission map of noisy trace provide a visual aid to PCB designer. A coupling index feed back a value to indicate coupling level between traces in real-time. Genetic algorithm based on coupling index is implemented to obtain the best layout. Simulation and experiment are carried out to verify these ideas.-
dc.languageengen_HK
dc.relation.ispartofIEEE Power Electronics Specialists Conference Recorden_HK
dc.titleA novel approach base on electric field analysis to reduce crosstalk problem on PCBen_HK
dc.typeConference_Paperen_HK
dc.identifier.emailPong, MH: mhp@eee.hku.hken_HK
dc.identifier.authorityPong, MH=rp00163en_HK
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.scopuseid_2-s2.0-0033326482-
dc.identifier.hkuros45989en_HK
dc.identifier.volume2-
dc.identifier.spage845en_HK
dc.identifier.epage849en_HK
dc.publisher.placeUnited States-
dc.identifier.scopusauthoridXin, Wu=7102977656-
dc.identifier.scopusauthoridLee, CM=7410155397-
dc.identifier.scopusauthoridPong, MH=7003449364-
dc.identifier.scopusauthoridQian, Zhaoming=7201384533-
dc.customcontrol.immutablesml 160112 - merged-
dc.identifier.issnl0275-9306-

Export via OAI-PMH Interface in XML Formats

OR

Export to Other Non-XML Formats