File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: Processor frequency assignment in three-dimensional MPSoCs under thermal constraints by polynomial programming

TitleProcessor frequency assignment in three-dimensional MPSoCs under thermal constraints by polynomial programming
Authors
Keywords3D thermal model
Frequency assignment
Multi-Processor Systems-on-Chips
Polynomial programming
Issue Date2008
Citation
Ieee Asia-Pacific Conference On Circuits And Systems, Proceedings, Apccas, 2008, p. 1668-1671 How to Cite?
AbstractThe operating frequency and the number of cores and active layers in Multi-Processor Systems-on-Chips (MPSoC) continue to increase, resulting in rising power density and operating temperature on the die. The increasing temperature reduces the system reliability and performance and increases the cooling cost. Most traditional MPSoC thermal optimization tools are based on two-dimensional planar IC thermal modeling, which is insufficient to capture the different thermal characteristics of three-dimensional(3D) MPSoCs and the behavior subjected to Dynamic Voltage and Frequency Scaling(DVFS). The recently proposed 3D optimization approach still ignores the mutual thermal impact between cores in the same layer, which reduces the precision of frequency assignment and may cause violation in the maximum temperature constraint. In this paper, we propose an approach based on polynomial programming that addresses the problem of processor frequency assignment in 3D MPSoC system, such that the total system performance can be maximized as well as the temperature and power constraints are met for all time instances. We also compare the performance improvement of DVFS in 3D MPSoC with that in 2D MPSoC, studying the importance of intra-layer temperature correlation in 3D MPSoC. © 2008 IEEE.
DescriptionProc. IEEE Asia Pacific Conf. on Circuits and Systems
Persistent Identifierhttp://hdl.handle.net/10722/62026
References

 

DC FieldValueLanguage
dc.contributor.authorZhao, Gen_HK
dc.contributor.authorKwan, HKen_HK
dc.contributor.authorLei, CUen_HK
dc.contributor.authorWong, Nen_HK
dc.date.accessioned2010-07-13T03:52:22Z-
dc.date.available2010-07-13T03:52:22Z-
dc.date.issued2008en_HK
dc.identifier.citationIeee Asia-Pacific Conference On Circuits And Systems, Proceedings, Apccas, 2008, p. 1668-1671en_HK
dc.identifier.urihttp://hdl.handle.net/10722/62026-
dc.descriptionProc. IEEE Asia Pacific Conf. on Circuits and Systemsen_HK
dc.description.abstractThe operating frequency and the number of cores and active layers in Multi-Processor Systems-on-Chips (MPSoC) continue to increase, resulting in rising power density and operating temperature on the die. The increasing temperature reduces the system reliability and performance and increases the cooling cost. Most traditional MPSoC thermal optimization tools are based on two-dimensional planar IC thermal modeling, which is insufficient to capture the different thermal characteristics of three-dimensional(3D) MPSoCs and the behavior subjected to Dynamic Voltage and Frequency Scaling(DVFS). The recently proposed 3D optimization approach still ignores the mutual thermal impact between cores in the same layer, which reduces the precision of frequency assignment and may cause violation in the maximum temperature constraint. In this paper, we propose an approach based on polynomial programming that addresses the problem of processor frequency assignment in 3D MPSoC system, such that the total system performance can be maximized as well as the temperature and power constraints are met for all time instances. We also compare the performance improvement of DVFS in 3D MPSoC with that in 2D MPSoC, studying the importance of intra-layer temperature correlation in 3D MPSoC. © 2008 IEEE.en_HK
dc.languageengen_HK
dc.relation.ispartofIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCASen_HK
dc.subject3D thermal modelen_HK
dc.subjectFrequency assignmenten_HK
dc.subjectMulti-Processor Systems-on-Chipsen_HK
dc.subjectPolynomial programmingen_HK
dc.titleProcessor frequency assignment in three-dimensional MPSoCs under thermal constraints by polynomial programmingen_HK
dc.typeConference_Paperen_HK
dc.identifier.emailWong, N:nwong@eee.hku.hken_HK
dc.identifier.authorityWong, N=rp00190en_HK
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1109/APCCAS.2008.4746358en_HK
dc.identifier.scopuseid_2-s2.0-62949097046en_HK
dc.identifier.hkuros152618en_HK
dc.relation.referenceshttp://www.scopus.com/mlt/select.url?eid=2-s2.0-62949097046&selection=ref&src=s&origin=recordpageen_HK
dc.identifier.spage1668en_HK
dc.identifier.epage1671en_HK
dc.identifier.scopusauthoridZhao, G=55202552600en_HK
dc.identifier.scopusauthoridKwan, HK=21934115800en_HK
dc.identifier.scopusauthoridLei, CU=18134021100en_HK
dc.identifier.scopusauthoridWong, N=35235551600en_HK

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats