File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Article: Effective uses of FPGAs for brute-force attack on RC4 ciphers

TitleEffective uses of FPGAs for brute-force attack on RC4 ciphers
Authors
KeywordsBrute-force attack
Field-programmable gate array (FPGA)
RC4 encryption
Issue Date2008
PublisherI E E E. The Journal's web site is located at http://www.computer.org
Citation
Ieee Transactions On Very Large Scale Integration (Vlsi) Systems, 2008, v. 16 n. 8, p. 1096-1100 How to Cite?
AbstractThis paper presents an effective field-programmable gate array (FPGA)-based hardware implementation of a parallel key searching system for the brute-force attack on RC4 encryption. The design employs several novel key scheduling techniques to minimize the total number of cycles for each key search and uses on-chip memories of the FPGA to maximize the number of key searching units per chip. Based on the design, a total of 176 RC4 key searching units can be implemented in a single Xilinx XC2VP20-5 FPGA chip, which currently costs only a few hundred U.S. dollars. Operating at a 47-MHz clock rate, the design can achieve a key searching speed of 1.07 × 10 7 keys per second. Breaking a 40-bit RC4 encryption only requires around 28.5 h. © 2008 IEEE.
Persistent Identifierhttp://hdl.handle.net/10722/58850
ISSN
2015 Impact Factor: 1.245
2015 SCImago Journal Rankings: 0.698
ISI Accession Number ID
References

 

DC FieldValueLanguage
dc.contributor.authorKwok, SHMen_HK
dc.contributor.authorLam, EYen_HK
dc.date.accessioned2010-05-31T03:38:00Z-
dc.date.available2010-05-31T03:38:00Z-
dc.date.issued2008en_HK
dc.identifier.citationIeee Transactions On Very Large Scale Integration (Vlsi) Systems, 2008, v. 16 n. 8, p. 1096-1100en_HK
dc.identifier.issn1063-8210en_HK
dc.identifier.urihttp://hdl.handle.net/10722/58850-
dc.description.abstractThis paper presents an effective field-programmable gate array (FPGA)-based hardware implementation of a parallel key searching system for the brute-force attack on RC4 encryption. The design employs several novel key scheduling techniques to minimize the total number of cycles for each key search and uses on-chip memories of the FPGA to maximize the number of key searching units per chip. Based on the design, a total of 176 RC4 key searching units can be implemented in a single Xilinx XC2VP20-5 FPGA chip, which currently costs only a few hundred U.S. dollars. Operating at a 47-MHz clock rate, the design can achieve a key searching speed of 1.07 × 10 7 keys per second. Breaking a 40-bit RC4 encryption only requires around 28.5 h. © 2008 IEEE.en_HK
dc.languageengen_HK
dc.publisherI E E E. The Journal's web site is located at http://www.computer.orgen_HK
dc.relation.ispartofIEEE Transactions on Very Large Scale Integration (VLSI) Systemsen_HK
dc.subjectBrute-force attacken_HK
dc.subjectField-programmable gate array (FPGA)en_HK
dc.subjectRC4 encryptionen_HK
dc.titleEffective uses of FPGAs for brute-force attack on RC4 ciphersen_HK
dc.typeArticleen_HK
dc.identifier.emailLam, EY:elam@eee.hku.hken_HK
dc.identifier.authorityLam, EY=rp00131en_HK
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1109/TVLSI.2008.2000670en_HK
dc.identifier.scopuseid_2-s2.0-48349111637en_HK
dc.identifier.hkuros158722en_HK
dc.relation.referenceshttp://www.scopus.com/mlt/select.url?eid=2-s2.0-48349111637&selection=ref&src=s&origin=recordpageen_HK
dc.identifier.volume16en_HK
dc.identifier.issue8en_HK
dc.identifier.spage1096en_HK
dc.identifier.epage1100en_HK
dc.identifier.isiWOS:000257987400015-
dc.publisher.placeUnited Statesen_HK
dc.identifier.scopusauthoridKwok, SHM=36175807000en_HK
dc.identifier.scopusauthoridLam, EY=7102890004en_HK

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats