File Download
  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: Design and multiplier-less realization of matched filters with variable fractional delay for software radio receivers

TitleDesign and multiplier-less realization of matched filters with variable fractional delay for software radio receivers
Authors
KeywordsComputers
Circuits
Issue Date2004
PublisherIEEE.
Citation
Midwest Symposium On Circuits And Systems, 2004, v. 2, p. II357-II360 How to Cite?
AbstractThis paper studies the design and multiplier-less realization of variable fractional delay matched filters (VFD-MFs), which provide matching filtering and variable fractional delay of the filter output. It offers greater flexibility and lower delay in symbol-timing adjustment than directly cascading a match filter with a fractional delayer. The design of VFD-MFs, which can be viewed as a variable digital filter (VDF) design problem subject to the matched filtering condition, is formulated as a second order cone programming (SOCP) problem with least square design criteria. The proposed VFD-MFs can be efficiently implemented using the Farrow structure. By employing sum-of-power-of-two (SOPOT) coefficients and the multiplier block (MB) technique, very efficient multiplier-less realization of the VFD-MF with low hardware complexity is obtained. A design example is given to demonstrate the effectiveness of the proposed approach.
DescriptionThe 47th Midwest Symposium on Circuits and Systems Conference, Salt Lake City, Utah, USA, 25-28 July 2004
Persistent Identifierhttp://hdl.handle.net/10722/46435
ISSN
References

 

DC FieldValueLanguage
dc.contributor.authorChan, SCen_HK
dc.contributor.authorTsui, KMen_HK
dc.date.accessioned2007-10-30T06:49:48Z-
dc.date.available2007-10-30T06:49:48Z-
dc.date.issued2004en_HK
dc.identifier.citationMidwest Symposium On Circuits And Systems, 2004, v. 2, p. II357-II360en_HK
dc.identifier.issn1548-3746en_HK
dc.identifier.urihttp://hdl.handle.net/10722/46435-
dc.descriptionThe 47th Midwest Symposium on Circuits and Systems Conference, Salt Lake City, Utah, USA, 25-28 July 2004-
dc.description.abstractThis paper studies the design and multiplier-less realization of variable fractional delay matched filters (VFD-MFs), which provide matching filtering and variable fractional delay of the filter output. It offers greater flexibility and lower delay in symbol-timing adjustment than directly cascading a match filter with a fractional delayer. The design of VFD-MFs, which can be viewed as a variable digital filter (VDF) design problem subject to the matched filtering condition, is formulated as a second order cone programming (SOCP) problem with least square design criteria. The proposed VFD-MFs can be efficiently implemented using the Farrow structure. By employing sum-of-power-of-two (SOPOT) coefficients and the multiplier block (MB) technique, very efficient multiplier-less realization of the VFD-MF with low hardware complexity is obtained. A design example is given to demonstrate the effectiveness of the proposed approach.en_HK
dc.format.extent504738 bytes-
dc.format.extent2563 bytes-
dc.format.extent27162 bytes-
dc.format.mimetypeapplication/pdf-
dc.format.mimetypetext/plain-
dc.format.mimetypetext/plain-
dc.languageengen_HK
dc.publisherIEEE.en_HK
dc.relation.ispartofMidwest Symposium on Circuits and Systemsen_HK
dc.rights©2004 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.en_HK
dc.rightsCreative Commons: Attribution 3.0 Hong Kong License-
dc.subjectComputersen_HK
dc.subjectCircuitsen_HK
dc.titleDesign and multiplier-less realization of matched filters with variable fractional delay for software radio receiversen_HK
dc.typeConference_Paperen_HK
dc.identifier.openurlhttp://library.hku.hk:4550/resserv?sid=HKU:IR&issn=1548-3746&volume=2&spage=357&epage=360&date=2004&atitle=Design+and+multiplier-less+realization+of+matched+filters+with+variable+fractional+delay+for+software+radio+receiversen_HK
dc.identifier.emailChan, SC:scchan@eee.hku.hken_HK
dc.identifier.emailTsui, KM:kmtsui@eee.hku.hken_HK
dc.identifier.authorityChan, SC=rp00094en_HK
dc.identifier.authorityTsui, KM=rp00181en_HK
dc.description.naturepublished_or_final_versionen_HK
dc.identifier.doi10.1109/MWSCAS.2004.1354167en_HK
dc.identifier.scopuseid_2-s2.0-11144256285en_HK
dc.identifier.hkuros90081-
dc.relation.referenceshttp://www.scopus.com/mlt/select.url?eid=2-s2.0-11144256285&selection=ref&src=s&origin=recordpageen_HK
dc.identifier.volume2en_HK
dc.identifier.spageII357en_HK
dc.identifier.epageII360en_HK
dc.publisher.placeUnited Statesen_HK
dc.identifier.scopusauthoridChan, SC=13310287100en_HK
dc.identifier.scopusauthoridTsui, KM=7101671591en_HK

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats