File Download
  Links for fulltext
     (May Require Subscription)
Supplementary

Article: Partial-encryption technique for intellectual property protection of FPGA-based products

TitlePartial-encryption technique for intellectual property protection of FPGA-based products
Authors
Issue Date2000
PublisherIEEE.
Citation
Ieee Transactions On Consumer Electronics, 2000, v. 46 n. 1, p. 183-190 How to Cite?
AbstractThe configuration-data sequence of a field-programmable gate array (FPGA) is an intellectual property (IP) of the original designer. This paper proposes a partial-encryption (PE) technique for IP protection of configuration-data sequences by means of increasing the reverse-engineering cost. The PE technique encrypts a few selected data of the sequence. These data are selected in a judicious way such that, when a rival competitor copies the partially encrypted sequence into a cloned product, the cloned product performs the expected task to a certain degree of correctness but not absolutely error-free. Debugging is required. It is shown that, without an initial knowledge that a reverse-engineering countermeasure is employed, the PE technique outperforms the full-encryption technique in terms of the reverse-engineering cost. This paper describes implementation details of the proposed PE technique. Issues regarding system designs that embed hidden imperfections are also discussed.
Persistent Identifierhttp://hdl.handle.net/10722/42845
ISSN
2015 Impact Factor: 1.12
2015 SCImago Journal Rankings: 0.732
References

 

DC FieldValueLanguage
dc.contributor.authorYip, KWen_HK
dc.contributor.authorNg, TSen_HK
dc.date.accessioned2007-03-23T04:33:17Z-
dc.date.available2007-03-23T04:33:17Z-
dc.date.issued2000en_HK
dc.identifier.citationIeee Transactions On Consumer Electronics, 2000, v. 46 n. 1, p. 183-190en_HK
dc.identifier.issn0098-3063en_HK
dc.identifier.urihttp://hdl.handle.net/10722/42845-
dc.description.abstractThe configuration-data sequence of a field-programmable gate array (FPGA) is an intellectual property (IP) of the original designer. This paper proposes a partial-encryption (PE) technique for IP protection of configuration-data sequences by means of increasing the reverse-engineering cost. The PE technique encrypts a few selected data of the sequence. These data are selected in a judicious way such that, when a rival competitor copies the partially encrypted sequence into a cloned product, the cloned product performs the expected task to a certain degree of correctness but not absolutely error-free. Debugging is required. It is shown that, without an initial knowledge that a reverse-engineering countermeasure is employed, the PE technique outperforms the full-encryption technique in terms of the reverse-engineering cost. This paper describes implementation details of the proposed PE technique. Issues regarding system designs that embed hidden imperfections are also discussed.en_HK
dc.format.extent674437 bytes-
dc.format.extent8772 bytes-
dc.format.mimetypeapplication/pdf-
dc.format.mimetypetext/plain-
dc.languageengen_HK
dc.publisherIEEE.en_HK
dc.relation.ispartofIEEE Transactions on Consumer Electronicsen_HK
dc.rights©2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.en_HK
dc.rightsCreative Commons: Attribution 3.0 Hong Kong License-
dc.titlePartial-encryption technique for intellectual property protection of FPGA-based productsen_HK
dc.typeArticleen_HK
dc.identifier.openurlhttp://library.hku.hk:4550/resserv?sid=HKU:IR&issn=0098-3063&volume=46&issue=1&spage=183&epage=190&date=2000&atitle=Partial-encryption+technique+for+intellectual+property+protection+of+FPGA-based+productsen_HK
dc.identifier.emailNg, TS:tsng@eee.hku.hken_HK
dc.identifier.authorityNg, TS=rp00159en_HK
dc.description.naturepublished_or_final_versionen_HK
dc.identifier.doi10.1109/30.826397en_HK
dc.identifier.scopuseid_2-s2.0-0034140140en_HK
dc.identifier.hkuros52615-
dc.relation.referenceshttp://www.scopus.com/mlt/select.url?eid=2-s2.0-0034140140&selection=ref&src=s&origin=recordpageen_HK
dc.identifier.volume46en_HK
dc.identifier.issue1en_HK
dc.identifier.spage183en_HK
dc.identifier.epage190en_HK
dc.publisher.placeUnited Statesen_HK
dc.identifier.scopusauthoridYip, KW=7101909909en_HK
dc.identifier.scopusauthoridNg, TS=7402229975en_HK

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats