File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/JIOT.2023.3307405
- Scopus: eid_2-s2.0-85168724323
- WOS: WOS:001166992300060
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: Realizing In-Memory Baseband Processing for Ultra-Fast and Energy-Efficient 6G
Title | Realizing In-Memory Baseband Processing for Ultra-Fast and Energy-Efficient 6G |
---|---|
Authors | |
Keywords | 6G communications 6G mobile communication Baseband baseband processing Discrete Fourier transforms In memory computing MIMO communication MIMO-OFDM OFDM Program processors resistive switching memory Symbols |
Issue Date | 22-Aug-2023 |
Publisher | Institute of Electrical and Electronics Engineers |
Citation | IEEE Internet of Things Journal, 2023 How to Cite? |
Abstract | To support emerging applications ranging from holographic communications to extended reality, next-generation mobile wireless communication systems require ultra-fast and energy-efficient baseband processors. Traditional complementary metal-oxide-semiconductor (CMOS)-based baseband processors face two challenges in transistor scaling and the von Neumann bottleneck. To address these challenges, in-memory computing-based baseband processors using resistive random-access memory (RRAM) present an attractive solution. In this paper, we propose and demonstrate RRAM-implemented in-memory baseband processing for the widely adopted multiple-input-multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) air interface. Its key feature is to execute the key operations, including discrete Fourier transform (DFT) and MIMO detection using linear minimum mean square error (L-MMSE) and zero forcing (ZF), in one-step. In addition, RRAM-based channel estimation module is proposed and discussed. By prototyping and simulations, we demonstrate the feasibility of RRAM-based full-fledged communication system in hardware, and reveal it can outperform state-of-the-art baseband processors with a gain of 91.2× in latency and 671× in energy efficiency by large-scale simulations. Our results pave a potential pathway for RRAM-based in-memory computing to be implemented in the era of the sixth generation (6G) mobile communications. |
Persistent Identifier | http://hdl.handle.net/10722/338581 |
ISSN | 2021 Impact Factor: 10.238 2020 SCImago Journal Rankings: 2.075 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Zeng, Qunsong | - |
dc.contributor.author | Liu, Jiawei | - |
dc.contributor.author | Jiang, Mingrui | - |
dc.contributor.author | Lan, Jun | - |
dc.contributor.author | Gong, Yi | - |
dc.contributor.author | Wang, Zhongrui | - |
dc.contributor.author | Li, Yida | - |
dc.contributor.author | Li, Can | - |
dc.contributor.author | Ignowski, Jim | - |
dc.contributor.author | Huang, Kaibin | - |
dc.date.accessioned | 2024-03-11T10:29:58Z | - |
dc.date.available | 2024-03-11T10:29:58Z | - |
dc.date.issued | 2023-08-22 | - |
dc.identifier.citation | IEEE Internet of Things Journal, 2023 | - |
dc.identifier.issn | 2327-4662 | - |
dc.identifier.uri | http://hdl.handle.net/10722/338581 | - |
dc.description.abstract | <p>To support emerging applications ranging from holographic communications to extended reality, next-generation mobile wireless communication systems require ultra-fast and energy-efficient baseband processors. Traditional complementary metal-oxide-semiconductor (CMOS)-based baseband processors face two challenges in transistor scaling and the von Neumann bottleneck. To address these challenges, in-memory computing-based baseband processors using resistive random-access memory (RRAM) present an attractive solution. In this paper, we propose and demonstrate RRAM-implemented in-memory baseband processing for the widely adopted multiple-input-multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) air interface. Its key feature is to execute the key operations, including discrete Fourier transform (DFT) and MIMO detection using linear minimum mean square error (L-MMSE) and zero forcing (ZF), in one-step. In addition, RRAM-based channel estimation module is proposed and discussed. By prototyping and simulations, we demonstrate the feasibility of RRAM-based full-fledged communication system in hardware, and reveal it can outperform state-of-the-art baseband processors with a gain of 91.2× in latency and 671× in energy efficiency by large-scale simulations. Our results pave a potential pathway for RRAM-based in-memory computing to be implemented in the era of the sixth generation (6G) mobile communications.<br></p> | - |
dc.language | eng | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.relation.ispartof | IEEE Internet of Things Journal | - |
dc.rights | This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License. | - |
dc.subject | 6G communications | - |
dc.subject | 6G mobile communication | - |
dc.subject | Baseband | - |
dc.subject | baseband processing | - |
dc.subject | Discrete Fourier transforms | - |
dc.subject | In memory computing | - |
dc.subject | MIMO communication | - |
dc.subject | MIMO-OFDM | - |
dc.subject | OFDM | - |
dc.subject | Program processors | - |
dc.subject | resistive switching memory | - |
dc.subject | Symbols | - |
dc.title | Realizing In-Memory Baseband Processing for Ultra-Fast and Energy-Efficient 6G | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/JIOT.2023.3307405 | - |
dc.identifier.scopus | eid_2-s2.0-85168724323 | - |
dc.identifier.eissn | 2327-4662 | - |
dc.identifier.isi | WOS:001166992300060 | - |
dc.identifier.issnl | 2327-4662 | - |