File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Article: Physical-level synthesis for digital lab-on-a-chip considering variation, contamination, and defect

TitlePhysical-level synthesis for digital lab-on-a-chip considering variation, contamination, and defect
Authors
KeywordsContamination
defect
lab-on-a-chip design automation
physical-level synthesis
variation
Issue Date2014
Citation
IEEE Transactions on Nanobioscience, 2014, v. 13, n. 1, p. 3-11 How to Cite?
AbstractMicrofluidic lab-on-a-chips have been widely utilized in biochemical analysis and human health studies due to high detection accuracy, high timing efficiency, and low cost. The increasing design complexity of lab-on-a-chips necessitates the computer-aided design (CAD) methodology in contrast to the classical manual design methodology. A key part in lab-on-a-chip CAD is physical-level synthesis. It includes the lab-on-a-chip placement and routing, where placement is to determine the physical location and the starting time of each operation and routing is to transport each droplet from the source to the destination. In the lab-on-a-chip design, variation, contamination, and defect need to be considered. This work designs a physical-level synthesis flow which simultaneously considers variation, contamination, and defect of the lab-on-a-chip design. It proposes a maze routing based, variation, contamination, and defect aware droplet routing technique, which is seamlessly integrated into an existing placement technique. The proposed technique improves the placement solution for routing and achieves the placement and routing co-optimization to handle variation, contamination, and defect. The simulation results demonstrate that our technique does not use any defective/contaminated grids, while the technique without considering contamination and defect uses 17.0% of the defective/contaminated grids on average. In addition, our routing variation aware technique significantly improves the average routing yield by 51.2% with only 3.5% increase in completion time compared to a routing variation unaware technique. © 2002-2011 IEEE.
Persistent Identifierhttp://hdl.handle.net/10722/336122
ISSN
2021 Impact Factor: 3.206
2020 SCImago Journal Rankings: 0.620
ISI Accession Number ID

 

DC FieldValueLanguage
dc.contributor.authorLiao, Chen-
dc.contributor.authorHu, Shiyan-
dc.date.accessioned2024-01-15T08:23:40Z-
dc.date.available2024-01-15T08:23:40Z-
dc.date.issued2014-
dc.identifier.citationIEEE Transactions on Nanobioscience, 2014, v. 13, n. 1, p. 3-11-
dc.identifier.issn1536-1241-
dc.identifier.urihttp://hdl.handle.net/10722/336122-
dc.description.abstractMicrofluidic lab-on-a-chips have been widely utilized in biochemical analysis and human health studies due to high detection accuracy, high timing efficiency, and low cost. The increasing design complexity of lab-on-a-chips necessitates the computer-aided design (CAD) methodology in contrast to the classical manual design methodology. A key part in lab-on-a-chip CAD is physical-level synthesis. It includes the lab-on-a-chip placement and routing, where placement is to determine the physical location and the starting time of each operation and routing is to transport each droplet from the source to the destination. In the lab-on-a-chip design, variation, contamination, and defect need to be considered. This work designs a physical-level synthesis flow which simultaneously considers variation, contamination, and defect of the lab-on-a-chip design. It proposes a maze routing based, variation, contamination, and defect aware droplet routing technique, which is seamlessly integrated into an existing placement technique. The proposed technique improves the placement solution for routing and achieves the placement and routing co-optimization to handle variation, contamination, and defect. The simulation results demonstrate that our technique does not use any defective/contaminated grids, while the technique without considering contamination and defect uses 17.0% of the defective/contaminated grids on average. In addition, our routing variation aware technique significantly improves the average routing yield by 51.2% with only 3.5% increase in completion time compared to a routing variation unaware technique. © 2002-2011 IEEE.-
dc.languageeng-
dc.relation.ispartofIEEE Transactions on Nanobioscience-
dc.subjectContamination-
dc.subjectdefect-
dc.subjectlab-on-a-chip design automation-
dc.subjectphysical-level synthesis-
dc.subjectvariation-
dc.titlePhysical-level synthesis for digital lab-on-a-chip considering variation, contamination, and defect-
dc.typeArticle-
dc.description.naturelink_to_subscribed_fulltext-
dc.identifier.doi10.1109/TNB.2013.2294943-
dc.identifier.pmid24594509-
dc.identifier.scopuseid_2-s2.0-84896298648-
dc.identifier.volume13-
dc.identifier.issue1-
dc.identifier.spage3-
dc.identifier.epage11-
dc.identifier.isiWOS:000332735300002-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats