File Download
Supplementary
-
Citations:
- Appears in Collections:
postgraduate thesis: A double-track greedy algorithm for VLSI channel routing
Title | A double-track greedy algorithm for VLSI channel routing |
---|---|
Authors | |
Issue Date | 1997 |
Publisher | The University of Hong Kong (Pokfulam, Hong Kong) |
Citation | Yuen, C. [袁志勤]. (1997). A double-track greedy algorithm for VLSI channel routing. (Thesis). University of Hong Kong, Pokfulam, Hong Kong SAR. Retrieved from http://dx.doi.org/10.5353/th_b3122024 |
Degree | Master of Philosophy |
Subject | Integrated circuits - Very large scale integration - Design and construction. Algorithms. |
Dept/Program | Electrical and Electronic Engineering |
Persistent Identifier | http://hdl.handle.net/10722/33399 |
HKU Library Item ID | b3122024 |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yuen, Chi-kan. | - |
dc.contributor.author | 袁志勤 | - |
dc.date.issued | 1997 | - |
dc.identifier.citation | Yuen, C. [袁志勤]. (1997). A double-track greedy algorithm for VLSI channel routing. (Thesis). University of Hong Kong, Pokfulam, Hong Kong SAR. Retrieved from http://dx.doi.org/10.5353/th_b3122024 | - |
dc.identifier.uri | http://hdl.handle.net/10722/33399 | - |
dc.language | eng | - |
dc.publisher | The University of Hong Kong (Pokfulam, Hong Kong) | - |
dc.relation.ispartof | HKU Theses Online (HKUTO) | - |
dc.rights | The author retains all proprietary rights, (such as patent rights) and the right to use in future works. | - |
dc.rights | This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License. | - |
dc.source.uri | http://hub.hku.hk/bib/B31220241 | - |
dc.subject.lcsh | Integrated circuits - Very large scale integration - Design and construction. | - |
dc.subject.lcsh | Algorithms. | - |
dc.title | A double-track greedy algorithm for VLSI channel routing | - |
dc.type | PG_Thesis | - |
dc.identifier.hkul | b3122024 | - |
dc.description.thesisname | Master of Philosophy | - |
dc.description.thesislevel | Master | - |
dc.description.thesisdiscipline | Electrical and Electronic Engineering | - |
dc.description.nature | published_or_final_version | - |
dc.identifier.doi | 10.5353/th_b3122024 | - |
dc.date.hkucongregation | 1998 | - |
dc.identifier.mmsid | 991012250849703414 | - |