File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1109/TEMC.2017.2672726
- Scopus: eid_2-s2.0-85015645041
- WOS: WOS:000399932700009
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: Inductance Extraction for PCB Prelayout Power Integrity Using PMSR Method
Title | Inductance Extraction for PCB Prelayout Power Integrity Using PMSR Method |
---|---|
Authors | |
Keywords | partial element equivalent circuit (PEEC) physics-based model size reduction (PMSR) power distribution network (PDN) top-layer inductance |
Issue Date | 2017 |
Citation | IEEE Transactions on Electromagnetic Compatibility, 2017, v. 59, p. 1339-1346 How to Cite? |
Persistent Identifier | http://hdl.handle.net/10722/247415 |
ISSN | 2023 Impact Factor: 2.0 2023 SCImago Journal Rankings: 0.886 |
ISI Accession Number ID |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | CAO, Y | - |
dc.contributor.author | Makharashvili, TAMAR | - |
dc.contributor.author | Cho, JONGHYUN | - |
dc.contributor.author | Bai, SIQI | - |
dc.contributor.author | Connor, SAMUEL | - |
dc.contributor.author | Archambeault, BRUCE | - |
dc.contributor.author | Jiang, L | - |
dc.contributor.author | Ruehli, ALBERT | - |
dc.contributor.author | Fan, JUN | - |
dc.contributor.author | Drewniak, JAMES | - |
dc.date.accessioned | 2017-10-18T08:26:54Z | - |
dc.date.available | 2017-10-18T08:26:54Z | - |
dc.date.issued | 2017 | - |
dc.identifier.citation | IEEE Transactions on Electromagnetic Compatibility, 2017, v. 59, p. 1339-1346 | - |
dc.identifier.issn | 0018-9375 | - |
dc.identifier.uri | http://hdl.handle.net/10722/247415 | - |
dc.language | eng | - |
dc.relation.ispartof | IEEE Transactions on Electromagnetic Compatibility | - |
dc.subject | partial element equivalent circuit (PEEC) | - |
dc.subject | physics-based model size reduction (PMSR) | - |
dc.subject | power distribution network (PDN) | - |
dc.subject | top-layer inductance | - |
dc.title | Inductance Extraction for PCB Prelayout Power Integrity Using PMSR Method | - |
dc.type | Article | - |
dc.identifier.email | Jiang, L: jianglj@hku.hk | - |
dc.identifier.authority | Jiang, L=rp01338 | - |
dc.identifier.doi | 10.1109/TEMC.2017.2672726 | - |
dc.identifier.scopus | eid_2-s2.0-85015645041 | - |
dc.identifier.hkuros | 280748 | - |
dc.identifier.volume | 59 | - |
dc.identifier.spage | 1339 | - |
dc.identifier.epage | 1346 | - |
dc.identifier.eissn | 1558-187X | - |
dc.identifier.isi | WOS:000399932700009 | - |
dc.identifier.issnl | 0018-9375 | - |