File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1117/12.533640
- Scopus: eid_2-s2.0-2942640096
- Find via
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: Forbidden area avoidance with spacing technique for layout optimization
Title | Forbidden area avoidance with spacing technique for layout optimization |
---|---|
Authors | |
Keywords | Layout Optimization Photolithography Resolution Enhancement Technique Subresolution Assist Features |
Issue Date | 2004 |
Publisher | S P I E - International Society for Optical Engineering. The Journal's web site is located at http://spie.org/x1848.xml |
Citation | Proceedings Of Spie - The International Society For Optical Engineering, 2004, v. 5379, p. 67-75 How to Cite? |
Abstract | The use of subresolution assist features (SRAFs) in the photo mask is one of resolution enhancement techniques in photolithography, which can minimize linewidth variation caused by proximity effect. However, the process latitude with SRAFs through various pitches is not uniform. From the point of view of lithography, pitches with low process latitude, called forbidden areas, should be avoided. These forbidden areas exist often in the layout after routing since they are larger than the minimum clearance required in the design rules. In this paper, a pitch optimization method applied in the post-routing phase is proposed to avoid the forbidden areas. Experimental data of lithography techniques and geometric constraints from the layout are formulated into a constrained quadratic optimization problem. By using the spacing technique, wire segments in the affected area are adjusted to their new locations obtained from solving the optimization problem by quadratic programming. Examples show that the proposed method can avoid most forbidden areas in the layout after normal routing. |
Persistent Identifier | http://hdl.handle.net/10722/158428 |
ISSN | 2023 SCImago Journal Rankings: 0.152 |
References |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Shi, S | en_US |
dc.contributor.author | Wong, AK | en_US |
dc.contributor.author | Ng, TS | en_US |
dc.date.accessioned | 2012-08-08T08:59:34Z | - |
dc.date.available | 2012-08-08T08:59:34Z | - |
dc.date.issued | 2004 | en_US |
dc.identifier.citation | Proceedings Of Spie - The International Society For Optical Engineering, 2004, v. 5379, p. 67-75 | en_US |
dc.identifier.issn | 0277-786X | en_US |
dc.identifier.uri | http://hdl.handle.net/10722/158428 | - |
dc.description.abstract | The use of subresolution assist features (SRAFs) in the photo mask is one of resolution enhancement techniques in photolithography, which can minimize linewidth variation caused by proximity effect. However, the process latitude with SRAFs through various pitches is not uniform. From the point of view of lithography, pitches with low process latitude, called forbidden areas, should be avoided. These forbidden areas exist often in the layout after routing since they are larger than the minimum clearance required in the design rules. In this paper, a pitch optimization method applied in the post-routing phase is proposed to avoid the forbidden areas. Experimental data of lithography techniques and geometric constraints from the layout are formulated into a constrained quadratic optimization problem. By using the spacing technique, wire segments in the affected area are adjusted to their new locations obtained from solving the optimization problem by quadratic programming. Examples show that the proposed method can avoid most forbidden areas in the layout after normal routing. | en_US |
dc.language | eng | en_US |
dc.publisher | S P I E - International Society for Optical Engineering. The Journal's web site is located at http://spie.org/x1848.xml | en_US |
dc.relation.ispartof | Proceedings of SPIE - The International Society for Optical Engineering | en_US |
dc.subject | Layout Optimization | en_US |
dc.subject | Photolithography | en_US |
dc.subject | Resolution Enhancement Technique | en_US |
dc.subject | Subresolution Assist Features | en_US |
dc.title | Forbidden area avoidance with spacing technique for layout optimization | en_US |
dc.type | Conference_Paper | en_US |
dc.identifier.email | Ng, TS:tsng@eee.hku.hk | en_US |
dc.identifier.authority | Ng, TS=rp00159 | en_US |
dc.description.nature | link_to_subscribed_fulltext | en_US |
dc.identifier.doi | 10.1117/12.533640 | en_US |
dc.identifier.scopus | eid_2-s2.0-2942640096 | en_US |
dc.relation.references | http://www.scopus.com/mlt/select.url?eid=2-s2.0-2942640096&selection=ref&src=s&origin=recordpage | en_US |
dc.identifier.volume | 5379 | en_US |
dc.identifier.spage | 67 | en_US |
dc.identifier.epage | 75 | en_US |
dc.publisher.place | United States | en_US |
dc.identifier.scopusauthorid | Shi, S=7402200809 | en_US |
dc.identifier.scopusauthorid | Wong, AK=7403147663 | en_US |
dc.identifier.scopusauthorid | Ng, TS=7402229975 | en_US |
dc.identifier.issnl | 0277-786X | - |