File Download
There are no files associated with this item.
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: Modeling the effects of patterning error on MOSFET
Title | Modeling the effects of patterning error on MOSFET |
---|---|
Authors | |
Issue Date | 2004 |
Citation | International Conference On Solid-State And Integrated Circuits Technology Proceedings, Icsict, 2004, v. 2, p. 1049-1052 How to Cite? |
Abstract | During IC fabrication, layout shapes do not exactly replicate onto wafers due to distortions in pattern-transfer processes. Conformal mapping is used to give a simple model to estimate the effect of the distortion on the I-V characteristics of MOSFETs. The method is verified by the device simulator DAVINCI. The impact of pattern distortion of MOSFET on circuit performance is also examined by the proposed model. ©2004 IEEE. |
Persistent Identifier | http://hdl.handle.net/10722/158420 |
References |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Pun, CH | en_US |
dc.contributor.author | Lai, PT | en_US |
dc.contributor.author | Wong, AKK | en_US |
dc.date.accessioned | 2012-08-08T08:59:32Z | - |
dc.date.available | 2012-08-08T08:59:32Z | - |
dc.date.issued | 2004 | en_US |
dc.identifier.citation | International Conference On Solid-State And Integrated Circuits Technology Proceedings, Icsict, 2004, v. 2, p. 1049-1052 | en_US |
dc.identifier.uri | http://hdl.handle.net/10722/158420 | - |
dc.description.abstract | During IC fabrication, layout shapes do not exactly replicate onto wafers due to distortions in pattern-transfer processes. Conformal mapping is used to give a simple model to estimate the effect of the distortion on the I-V characteristics of MOSFETs. The method is verified by the device simulator DAVINCI. The impact of pattern distortion of MOSFET on circuit performance is also examined by the proposed model. ©2004 IEEE. | en_US |
dc.language | eng | en_US |
dc.relation.ispartof | International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT | en_US |
dc.title | Modeling the effects of patterning error on MOSFET | en_US |
dc.type | Conference_Paper | en_US |
dc.identifier.email | Lai, PT:laip@eee.hku.hk | en_US |
dc.identifier.authority | Lai, PT=rp00130 | en_US |
dc.description.nature | link_to_subscribed_fulltext | en_US |
dc.identifier.scopus | eid_2-s2.0-21744452213 | en_US |
dc.relation.references | http://www.scopus.com/mlt/select.url?eid=2-s2.0-21744452213&selection=ref&src=s&origin=recordpage | en_US |
dc.identifier.volume | 2 | en_US |
dc.identifier.spage | 1049 | en_US |
dc.identifier.epage | 1052 | en_US |
dc.identifier.scopusauthorid | Pun, CH=8579744000 | en_US |
dc.identifier.scopusauthorid | Lai, PT=7202946460 | en_US |
dc.identifier.scopusauthorid | Wong, AKK=7403147663 | en_US |