File Download
There are no files associated with this item.
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: VLSI architecture for vector quantization with optimal search
Title | VLSI architecture for vector quantization with optimal search |
---|---|
Authors | |
Issue Date | 1993 |
Citation | Proceedings - Ieee International Symposium On Circuits And Systems, 1993, v. 1, p. 675-678 How to Cite? |
Abstract | We propose an VLSI architecture for VQ problems such as real-time image coding. The encoding process applied is independent of the vector dimensions and does not perform any arithmetic operations. Each processing elements in the VLSI is a magnitude comparator. The decision tree is generated by an offline process. Together with pipeline architecture, high speed encoding is now realizable in a single chip. |
Persistent Identifier | http://hdl.handle.net/10722/158111 |
ISSN | 2023 SCImago Journal Rankings: 0.307 |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kok, CW | en_US |
dc.contributor.author | Chan, SC | en_US |
dc.contributor.author | Chau, CW | en_US |
dc.contributor.author | Law, SP | en_US |
dc.date.accessioned | 2012-08-08T08:58:07Z | - |
dc.date.available | 2012-08-08T08:58:07Z | - |
dc.date.issued | 1993 | en_US |
dc.identifier.citation | Proceedings - Ieee International Symposium On Circuits And Systems, 1993, v. 1, p. 675-678 | en_US |
dc.identifier.issn | 0271-4310 | en_US |
dc.identifier.uri | http://hdl.handle.net/10722/158111 | - |
dc.description.abstract | We propose an VLSI architecture for VQ problems such as real-time image coding. The encoding process applied is independent of the vector dimensions and does not perform any arithmetic operations. Each processing elements in the VLSI is a magnitude comparator. The decision tree is generated by an offline process. Together with pipeline architecture, high speed encoding is now realizable in a single chip. | en_US |
dc.language | eng | en_US |
dc.relation.ispartof | Proceedings - IEEE International Symposium on Circuits and Systems | en_US |
dc.title | VLSI architecture for vector quantization with optimal search | en_US |
dc.type | Conference_Paper | en_US |
dc.identifier.email | Chan, SC:scchan@eee.hku.hk | en_US |
dc.identifier.authority | Chan, SC=rp00094 | en_US |
dc.description.nature | link_to_subscribed_fulltext | en_US |
dc.identifier.scopus | eid_2-s2.0-0027167332 | en_US |
dc.identifier.volume | 1 | en_US |
dc.identifier.spage | 675 | en_US |
dc.identifier.epage | 678 | en_US |
dc.identifier.scopusauthorid | Kok, CW=7006132434 | en_US |
dc.identifier.scopusauthorid | Chan, SC=13310287100 | en_US |
dc.identifier.scopusauthorid | Chau, CW=7102320932 | en_US |
dc.identifier.scopusauthorid | Law, SP=7202241278 | en_US |
dc.identifier.issnl | 0271-4310 | - |