File Download
There are no files associated with this item.
Supplementary
-
Citations:
- Scopus: 0
- Appears in Collections:
Conference Paper: Implementation of fast cosine transform on the Motorola DSP 96002 digital signal processor
Title | Implementation of fast cosine transform on the Motorola DSP 96002 digital signal processor |
---|---|
Authors | |
Issue Date | 1991 |
Citation | Proceedings - Ieee International Symposium On Circuits And Systems, 1991, v. 1, p. 73-76 How to Cite? |
Abstract | The implementation of a fast cosine transform (FCT) algorithm on the Motorola DSP 96002 floating point digital signal processor is investigated. The algorithm adopted is one that was recently proposed by two of the authors (see S. C. Chan and K. L. Ho, 1990). Significant changes have been made to the basic algorithm to cope with the architectural features of the processor. Detailed timing results and limitations imposed by the processor are also presented. |
Persistent Identifier | http://hdl.handle.net/10722/158096 |
ISSN | 2023 SCImago Journal Rankings: 0.307 |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Tang, SK | en_US |
dc.contributor.author | Chan, SC | en_US |
dc.contributor.author | Ho, KL | en_US |
dc.contributor.author | Lam, FK | en_US |
dc.date.accessioned | 2012-08-08T08:58:04Z | - |
dc.date.available | 2012-08-08T08:58:04Z | - |
dc.date.issued | 1991 | en_US |
dc.identifier.citation | Proceedings - Ieee International Symposium On Circuits And Systems, 1991, v. 1, p. 73-76 | en_US |
dc.identifier.issn | 0271-4310 | en_US |
dc.identifier.uri | http://hdl.handle.net/10722/158096 | - |
dc.description.abstract | The implementation of a fast cosine transform (FCT) algorithm on the Motorola DSP 96002 floating point digital signal processor is investigated. The algorithm adopted is one that was recently proposed by two of the authors (see S. C. Chan and K. L. Ho, 1990). Significant changes have been made to the basic algorithm to cope with the architectural features of the processor. Detailed timing results and limitations imposed by the processor are also presented. | en_US |
dc.language | eng | en_US |
dc.relation.ispartof | Proceedings - IEEE International Symposium on Circuits and Systems | en_US |
dc.title | Implementation of fast cosine transform on the Motorola DSP 96002 digital signal processor | en_US |
dc.type | Conference_Paper | en_US |
dc.identifier.email | Chan, SC:scchan@eee.hku.hk | en_US |
dc.identifier.email | Ho, KL:klho@eee.hku.hk | en_US |
dc.identifier.authority | Chan, SC=rp00094 | en_US |
dc.identifier.authority | Ho, KL=rp00117 | en_US |
dc.description.nature | link_to_subscribed_fulltext | en_US |
dc.identifier.scopus | eid_2-s2.0-0026373536 | en_US |
dc.identifier.volume | 1 | en_US |
dc.identifier.spage | 73 | en_US |
dc.identifier.epage | 76 | en_US |
dc.identifier.scopusauthorid | Tang, SK=37043291000 | en_US |
dc.identifier.scopusauthorid | Chan, SC=13310287100 | en_US |
dc.identifier.scopusauthorid | Ho, KL=7403581592 | en_US |
dc.identifier.scopusauthorid | Lam, FK=7102075939 | en_US |
dc.identifier.issnl | 0271-4310 | - |