File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1063/1.3462301
- Scopus: eid_2-s2.0-77955150885
- WOS: WOS:000279999800050
- Find via
Supplementary
- Citations:
- Appears in Collections:
Article: Improved electrical properties of Ge metal-oxide-semiconductor capacitors with high- k HfO 2 gate dielectric by using La 2 O 3 interlayer sputtered with/without N 2 ambient
Title | Improved electrical properties of Ge metal-oxide-semiconductor capacitors with high- k HfO 2 gate dielectric by using La 2 O 3 interlayer sputtered with/without N 2 ambient | ||||||||
---|---|---|---|---|---|---|---|---|---|
Authors | |||||||||
Issue Date | 2010 | ||||||||
Publisher | American Institute of Physics. The Journal's web site is located at http://apl.aip.org/ | ||||||||
Citation | Applied Physics Letters, 2010, v. 97 n. 2, article no. 022903 How to Cite? | ||||||||
Abstract | The electrical properties of n-Ge metal-oxide-semiconductor (MOS) capacitors with HfO 2 /LaON or HfO 2 / La 2 O 3 stacked gate dielectric (LaON or La 2 O 3 as interlayer) are investigated. It is found that better electrical performances, including lower interface-state density, smaller gate leakage current, smaller capacitance equivalent thickness, larger k value, and negligible C-V frequency dispersion, can be achieved for the MOS device with LaON interlayer. The involved mechanism lies in that the LaON interlayer can effectively block the interdiffusions of Ge, O, and Hf, thus suppressing the growth of unstable GeO x interlayer and improving the dielectric/Ge interface quality. © 2010 American Institute of Physics. | ||||||||
Persistent Identifier | http://hdl.handle.net/10722/155576 | ||||||||
ISSN | 2023 Impact Factor: 3.5 2023 SCImago Journal Rankings: 0.976 | ||||||||
ISI Accession Number ID |
Funding Information: This work is financially supported by the National Natural Science Foundation of China (Grant no. 60776016), the RGC of HKSAR, China (Project No. HKU 713308E), the Small Project Funding of the University of Hong Kong (Project No. 200707176147), and the University Development Fund (Nanotechnology Research Institute, Grant No. 00600009) of the University of Hong Kong. | ||||||||
References | |||||||||
Grants |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Xu, HX | en_HK |
dc.contributor.author | Xu, JP | en_HK |
dc.contributor.author | Li, CX | en_HK |
dc.contributor.author | Lai, PT | en_HK |
dc.date.accessioned | 2012-08-08T08:34:10Z | - |
dc.date.available | 2012-08-08T08:34:10Z | - |
dc.date.issued | 2010 | en_HK |
dc.identifier.citation | Applied Physics Letters, 2010, v. 97 n. 2, article no. 022903 | - |
dc.identifier.issn | 0003-6951 | en_HK |
dc.identifier.uri | http://hdl.handle.net/10722/155576 | - |
dc.description.abstract | The electrical properties of n-Ge metal-oxide-semiconductor (MOS) capacitors with HfO 2 /LaON or HfO 2 / La 2 O 3 stacked gate dielectric (LaON or La 2 O 3 as interlayer) are investigated. It is found that better electrical performances, including lower interface-state density, smaller gate leakage current, smaller capacitance equivalent thickness, larger k value, and negligible C-V frequency dispersion, can be achieved for the MOS device with LaON interlayer. The involved mechanism lies in that the LaON interlayer can effectively block the interdiffusions of Ge, O, and Hf, thus suppressing the growth of unstable GeO x interlayer and improving the dielectric/Ge interface quality. © 2010 American Institute of Physics. | en_HK |
dc.language | eng | en_US |
dc.publisher | American Institute of Physics. The Journal's web site is located at http://apl.aip.org/ | en_HK |
dc.relation.ispartof | Applied Physics Letters | en_HK |
dc.title | Improved electrical properties of Ge metal-oxide-semiconductor capacitors with high- k HfO 2 gate dielectric by using La 2 O 3 interlayer sputtered with/without N 2 ambient | en_HK |
dc.type | Article | en_HK |
dc.identifier.email | Xu, JP: jpxu@eee.hku.hk | en_HK |
dc.identifier.email | Lai, PT: laip@eee.hku.hk | en_HK |
dc.identifier.authority | Xu, JP=rp00197 | en_HK |
dc.identifier.authority | Lai, PT=rp00130 | en_HK |
dc.description.nature | link_to_subscribed_fulltext | en_US |
dc.identifier.doi | 10.1063/1.3462301 | en_HK |
dc.identifier.scopus | eid_2-s2.0-77955150885 | en_HK |
dc.relation.references | http://www.scopus.com/mlt/select.url?eid=2-s2.0-77955150885&selection=ref&src=s&origin=recordpage | en_HK |
dc.identifier.volume | 97 | en_HK |
dc.identifier.issue | 2 | en_HK |
dc.identifier.spage | article no. 022903 | - |
dc.identifier.epage | article no. 022903 | - |
dc.identifier.isi | WOS:000279999800050 | - |
dc.publisher.place | United States | en_HK |
dc.relation.project | High-k Gate Dielectrics for High-Performance Germanium MISFET's | - |
dc.identifier.scopusauthorid | Xu, HX=25639287800 | en_HK |
dc.identifier.scopusauthorid | Xu, JP=7407004696 | en_HK |
dc.identifier.scopusauthorid | Li, CX=22034888200 | en_HK |
dc.identifier.scopusauthorid | Lai, PT=7202946460 | en_HK |
dc.identifier.issnl | 0003-6951 | - |