File Download
 
Links for fulltext
(May Require Subscription)
 
Supplementary

Conference Paper: Balanced truncation for time-delay systems via approximate gramians
  • Basic View
  • Metadata View
  • XML View
TitleBalanced truncation for time-delay systems via approximate gramians
 
AuthorsWang, X2
Wang, Q2 3
Zhang, Z2 1
Chen, Q2
Wong, N2
 
KeywordsBalanced truncation
Computational costs
Delay elements
Frequency domains
Gramians
 
Issue Date2011
 
PublisherIEEE. The Journal's web site is located at http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000194
 
CitationThe 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), Yokohama, Japan, 25-28 January 2011. In Proceedings of the 16th ASP-DAC, 2011, p. 55-60, paper 1C-2 [How to Cite?]
DOI: http://dx.doi.org/10.1109/ASPDAC.2011.5722251
 
AbstractIn circuit simulation, when a large RLC network is connected with delay elements, such as transmission lines, the resulting system is a time-delay system (TDS). This paper presents a new model order reduction (MOR) scheme for TDSs with state time delays. It is the first time to reduce a TDS using balanced truncation. The Lyapunov-type equations for TDSs are derived, and an analysis of their computational complexity is presented. To reduce the computational cost, we approximate the controllability and observability Gramians in the frequency domain. The reduced-order models (ROMs) are then obtained by balancing and truncating the approximate Gramians. Numerical examples are presented to verify the accuracy and efficiency of the proposed algorithm. ©2011 IEEE.
 
ISBN978-1-4244-7516-2
 
DOIhttp://dx.doi.org/10.1109/ASPDAC.2011.5722251
 
ReferencesReferences in Scopus
 
DC FieldValue
dc.contributor.authorWang, X
 
dc.contributor.authorWang, Q
 
dc.contributor.authorZhang, Z
 
dc.contributor.authorChen, Q
 
dc.contributor.authorWong, N
 
dc.date.accessioned2011-09-23T06:08:47Z
 
dc.date.available2011-09-23T06:08:47Z
 
dc.date.issued2011
 
dc.description.abstractIn circuit simulation, when a large RLC network is connected with delay elements, such as transmission lines, the resulting system is a time-delay system (TDS). This paper presents a new model order reduction (MOR) scheme for TDSs with state time delays. It is the first time to reduce a TDS using balanced truncation. The Lyapunov-type equations for TDSs are derived, and an analysis of their computational complexity is presented. To reduce the computational cost, we approximate the controllability and observability Gramians in the frequency domain. The reduced-order models (ROMs) are then obtained by balancing and truncating the approximate Gramians. Numerical examples are presented to verify the accuracy and efficiency of the proposed algorithm. ©2011 IEEE.
 
dc.description.naturepublished_or_final_version
 
dc.description.otherThe 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), Yokohama, Japan, 25-28 January 2011. In Proceedings of the 16th ASP-DAC, 2011, p. 55-60, paper 1C-2
 
dc.identifier.citationThe 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), Yokohama, Japan, 25-28 January 2011. In Proceedings of the 16th ASP-DAC, 2011, p. 55-60, paper 1C-2 [How to Cite?]
DOI: http://dx.doi.org/10.1109/ASPDAC.2011.5722251
 
dc.identifier.doihttp://dx.doi.org/10.1109/ASPDAC.2011.5722251
 
dc.identifier.epage60
 
dc.identifier.hkuros192304
 
dc.identifier.isbn978-1-4244-7516-2
 
dc.identifier.scopuseid_2-s2.0-79952925430
 
dc.identifier.spage55
 
dc.identifier.urihttp://hdl.handle.net/10722/140205
 
dc.languageeng
 
dc.publisherIEEE. The Journal's web site is located at http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000194
 
dc.publisher.placeUnited States
 
dc.relation.ispartofAsia and South Pacific Design Automation Conference Proceedings
 
dc.relation.referencesReferences in Scopus
 
dc.rightsAsia and South Pacific Design Automation Conference Proceedings. Copyright © IEEE.
 
dc.rights©2011 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
 
dc.rightsCreative Commons: Attribution 3.0 Hong Kong License
 
dc.subjectBalanced truncation
 
dc.subjectComputational costs
 
dc.subjectDelay elements
 
dc.subjectFrequency domains
 
dc.subjectGramians
 
dc.titleBalanced truncation for time-delay systems via approximate gramians
 
dc.typeConference_Paper
 
<?xml encoding="utf-8" version="1.0"?>
<item><contributor.author>Wang, X</contributor.author>
<contributor.author>Wang, Q</contributor.author>
<contributor.author>Zhang, Z</contributor.author>
<contributor.author>Chen, Q</contributor.author>
<contributor.author>Wong, N</contributor.author>
<date.accessioned>2011-09-23T06:08:47Z</date.accessioned>
<date.available>2011-09-23T06:08:47Z</date.available>
<date.issued>2011</date.issued>
<identifier.citation>The 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), Yokohama, Japan, 25-28 January 2011. In Proceedings of the 16th ASP-DAC, 2011, p. 55-60, paper 1C-2</identifier.citation>
<identifier.isbn>978-1-4244-7516-2</identifier.isbn>
<identifier.uri>http://hdl.handle.net/10722/140205</identifier.uri>
<description.abstract>In circuit simulation, when a large RLC network is connected with delay elements, such as transmission lines, the resulting system is a time-delay system (TDS). This paper presents a new model order reduction (MOR) scheme for TDSs with state time delays. It is the first time to reduce a TDS using balanced truncation. The Lyapunov-type equations for TDSs are derived, and an analysis of their computational complexity is presented. To reduce the computational cost, we approximate the controllability and observability Gramians in the frequency domain. The reduced-order models (ROMs) are then obtained by balancing and truncating the approximate Gramians. Numerical examples are presented to verify the accuracy and efficiency of the proposed algorithm. &#169;2011 IEEE.</description.abstract>
<language>eng</language>
<publisher>IEEE. The Journal&apos;s web site is located at http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000194</publisher>
<relation.ispartof>Asia and South Pacific Design Automation Conference Proceedings</relation.ispartof>
<rights>Asia and South Pacific Design Automation Conference Proceedings. Copyright &#169; IEEE.</rights>
<rights>&#169;2011 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.</rights>
<rights>Creative Commons: Attribution 3.0 Hong Kong License</rights>
<subject>Balanced truncation</subject>
<subject>Computational costs</subject>
<subject>Delay elements</subject>
<subject>Frequency domains</subject>
<subject>Gramians</subject>
<title>Balanced truncation for time-delay systems via approximate gramians</title>
<type>Conference_Paper</type>
<description.nature>published_or_final_version</description.nature>
<identifier.doi>10.1109/ASPDAC.2011.5722251</identifier.doi>
<identifier.scopus>eid_2-s2.0-79952925430</identifier.scopus>
<identifier.hkuros>192304</identifier.hkuros>
<relation.references>http://www.scopus.com/mlt/select.url?eid=2-s2.0-79952925430&amp;selection=ref&amp;src=s&amp;origin=recordpage</relation.references>
<identifier.spage>55</identifier.spage>
<identifier.epage>60</identifier.epage>
<publisher.place>United States</publisher.place>
<description.other>The 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), Yokohama, Japan, 25-28 January 2011. In Proceedings of the 16th ASP-DAC, 2011, p. 55-60, paper 1C-2</description.other>
<bitstream.url>http://hub.hku.hk/bitstream/10722/140205/1/Content.pdf</bitstream.url>
</item>
Author Affiliations
  1. Massachusetts Institute of Technology
  2. The University of Hong Kong
  3. Sun Yat-Sen University