File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: Concurrent simulation of decoupled power electronic circuits

TitleConcurrent simulation of decoupled power electronic circuits
Authors
KeywordsAlgorithms
Computer Aided Network Analysis
Computer Simulation
Electric Network Topology
Mathematical Models
Parallel Processing Systems
Transmission Line Theory
Issue Date1993
Citation
Iee Conference Publication, 1993, v. 7 n. 377, p. 18-23 How to Cite?
AbstractThis paper describes the parallel simulation of a multi-stage power electronic circuit using the transmission line modelling (TLM) method. In this approach, a large stiff circuit can be decoupled into smaller sub-circuits by TLM links. Each sub-circuit is then formulated with a small system matrix and simulated in one program module. The overall simulation is done by running all the program modules in parallel. This parallel simulation allows significant speed improvements over normal sequential simulation, as shown by the results of numerical experimentation.
Persistent Identifierhttp://hdl.handle.net/10722/136922
ISSN
2019 SCImago Journal Rankings: 0.101

 

DC FieldValueLanguage
dc.contributor.authorFung, KKen_HK
dc.contributor.authorHui, SYRen_HK
dc.contributor.authorChristopoulos, Cen_HK
dc.date.accessioned2011-07-29T02:13:33Z-
dc.date.available2011-07-29T02:13:33Z-
dc.date.issued1993en_HK
dc.identifier.citationIee Conference Publication, 1993, v. 7 n. 377, p. 18-23en_HK
dc.identifier.issn0537-9989en_HK
dc.identifier.urihttp://hdl.handle.net/10722/136922-
dc.description.abstractThis paper describes the parallel simulation of a multi-stage power electronic circuit using the transmission line modelling (TLM) method. In this approach, a large stiff circuit can be decoupled into smaller sub-circuits by TLM links. Each sub-circuit is then formulated with a small system matrix and simulated in one program module. The overall simulation is done by running all the program modules in parallel. This parallel simulation allows significant speed improvements over normal sequential simulation, as shown by the results of numerical experimentation.en_HK
dc.languageengen_US
dc.relation.ispartofIEE Conference Publicationen_HK
dc.subjectAlgorithmsen_US
dc.subjectComputer Aided Network Analysisen_US
dc.subjectComputer Simulationen_US
dc.subjectElectric Network Topologyen_US
dc.subjectMathematical Modelsen_US
dc.subjectParallel Processing Systemsen_US
dc.subjectTransmission Line Theoryen_US
dc.titleConcurrent simulation of decoupled power electronic circuitsen_HK
dc.typeConference_Paperen_HK
dc.identifier.emailHui, SYR:ronhui@eee.hku.hken_HK
dc.identifier.authorityHui, SYR=rp01510en_HK
dc.description.naturelink_to_subscribed_fulltexten_US
dc.identifier.scopuseid_2-s2.0-0027844049en_HK
dc.identifier.volume7en_HK
dc.identifier.issue377en_HK
dc.identifier.spage18en_HK
dc.identifier.epage23en_HK
dc.identifier.scopusauthoridFung, KK=7202934759en_HK
dc.identifier.scopusauthoridHui, SYR=7202831744en_HK
dc.identifier.scopusauthoridChristopoulos, C=35510119400en_HK
dc.identifier.issnl0537-9989-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats