File Download
There are no files associated with this item.
Links for fulltext
(May Require Subscription)
- Publisher Website: 10.1149/1.3360655
- Scopus: eid_2-s2.0-79959679595
- WOS: WOS:000313327800068
- Find via
Supplementary
- Citations:
- Appears in Collections:
Conference Paper: Regularization in inverse lithography: enhancing manufacturability and robustness to process variations
Title | Regularization in inverse lithography: enhancing manufacturability and robustness to process variations |
---|---|
Authors | |
Issue Date | 2010 |
Publisher | The Electrochemical Society. |
Citation | The China Semiconductor Technology International Conference (CSTIC 2010), Shanghai, China, 18-19 March 2010. In ECS Transactions, 2010, v. 27 n. 1, p. 427-432 How to Cite? |
Abstract | Inverse lithography, as a mask design tool, has the capability of producing unintuitive patterns with topologies much different from those obtained from either rule-based or model-based optical proximity correction (OPC). These mask patterns may have the advantage of producing circuit patterns that are otherwise very difficult to achieve; on the other hand, the mask may be too complicated that renders it impossible to manufacture, or that, the cost of producing it would be astronomical. There is also good likelihood that the resulting circuit patterns may be severely affected when there are process variations, such as in focus or dose. In this work, we discuss how various regularization techniques may be employed to tackle these two problems: simplifying the mask pattern in an inverse lithography process, and incorporating robustness explicitly in the design algorithm. ©The Electrochemical Society. |
Persistent Identifier | http://hdl.handle.net/10722/126130 |
ISSN | 2020 SCImago Journal Rankings: 0.235 |
ISI Accession Number ID | |
References |
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lam, EY | en_HK |
dc.date.accessioned | 2010-10-31T12:11:25Z | - |
dc.date.available | 2010-10-31T12:11:25Z | - |
dc.date.issued | 2010 | en_HK |
dc.identifier.citation | The China Semiconductor Technology International Conference (CSTIC 2010), Shanghai, China, 18-19 March 2010. In ECS Transactions, 2010, v. 27 n. 1, p. 427-432 | en_HK |
dc.identifier.issn | 1938-5862 | en_HK |
dc.identifier.uri | http://hdl.handle.net/10722/126130 | - |
dc.description.abstract | Inverse lithography, as a mask design tool, has the capability of producing unintuitive patterns with topologies much different from those obtained from either rule-based or model-based optical proximity correction (OPC). These mask patterns may have the advantage of producing circuit patterns that are otherwise very difficult to achieve; on the other hand, the mask may be too complicated that renders it impossible to manufacture, or that, the cost of producing it would be astronomical. There is also good likelihood that the resulting circuit patterns may be severely affected when there are process variations, such as in focus or dose. In this work, we discuss how various regularization techniques may be employed to tackle these two problems: simplifying the mask pattern in an inverse lithography process, and incorporating robustness explicitly in the design algorithm. ©The Electrochemical Society. | en_HK |
dc.language | eng | en_HK |
dc.publisher | The Electrochemical Society. | - |
dc.relation.ispartof | ECS Transactions | en_HK |
dc.title | Regularization in inverse lithography: enhancing manufacturability and robustness to process variations | en_HK |
dc.type | Conference_Paper | en_HK |
dc.identifier.email | Lam, EY:elam@eee.hku.hk | en_HK |
dc.identifier.authority | Lam, EY=rp00131 | en_HK |
dc.description.nature | link_to_subscribed_fulltext | - |
dc.identifier.doi | 10.1149/1.3360655 | en_HK |
dc.identifier.scopus | eid_2-s2.0-79959679595 | en_HK |
dc.identifier.hkuros | 171695 | en_HK |
dc.relation.references | http://www.scopus.com/mlt/select.url?eid=2-s2.0-79959679595&selection=ref&src=s&origin=recordpage | en_HK |
dc.identifier.volume | 27 | en_HK |
dc.identifier.issue | 1 | en_HK |
dc.identifier.spage | 427 | en_HK |
dc.identifier.epage | 432 | en_HK |
dc.identifier.isi | WOS:000313327800068 | - |
dc.description.other | The China Semiconductor Technology International Conference (CSTIC 2010), Shanghai, China, 18-19 March 2010. In ECS Transactions, 2010, v. 27 n. 1, p. 427-432 | - |
dc.identifier.scopusauthorid | Lam, EY=7102890004 | en_HK |
dc.identifier.issnl | 1938-5862 | - |