Showing results 4 to 4 of 4
< previous
| Title | Author(s) | Issue Date | |
|---|---|---|---|
Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder Journal:IEEE Transactions on Circuits and Systems II: Express Briefs | 2014 |