

# Quality improvement of low-pressure chemical-vapor-deposited oxide by N<sub>2</sub>O nitridation

P. T. Lai<sup>a)</sup>

Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong

Xu Jingping

Department of Solid State Electronics, Huazhong University of Science and Technology, People's Republic of China

H. B. Lo and Y. C. Cheng

Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong

(Received 23 September 1996; accepted for publication 16 December 1996)

Quality of low-pressure chemical-vapor-deposited (LPCVD) oxide and N<sub>2</sub>O-nitrided LPCVD (LN2ON) oxide is investigated under high-field stress conditions as compared to thermal oxide. It is found that LPCVD oxide has lower midgap interface-state density  $D_{it-m}$  and smaller stress-induced  $D_{it-m}$  increase than thermal oxide, but exhibits enhanced electron trapping rate and degraded charge-to-breakdown characteristics, which, however, are significantly suppressed in LN2ON oxide, suggesting effective elimination of hydrogen-related species. Moreover, LN2ON oxide shows further improved Si/SiO<sub>2</sub> interface due to interfacial nitrogen incorporation. © 1997 American Institute of Physics. [S0003-6951(97)02808-8]

Low-pressure chemical-vapor-deposition (LPCVD) oxide is finding increasingly widespread applications in the field of microelectronics, such as gate dielectric for thin-film transistors in high-density static random-access memories<sup>1</sup> and stacked gate dielectric for metal-oxide-semiconductor field-effect transistors<sup>2</sup> (MOSFETs). Two primary problems encountered in using LPCVD oxide were significant bulk trapings<sup>3-5</sup> and high defect density.<sup>6</sup> To reduce defect density, a stacked thermal LPCVD gate oxide technology was developed,<sup>2,6</sup> however, bulk trapping still has no satisfactory solution. In addition, improvement in the quality of Si/SiO<sub>2</sub> interface is also an inevitable concern. For this reason, the N<sub>2</sub>O-nitridation technique was applied to LPCVD oxide<sup>7</sup> and some improvements were achieved in terms of midgap interface-state generation  $\Delta D_{it-m}$  and shift of flatband voltage  $\Delta V_{fb}$ . In this letter, besides further descriptions of  $\Delta D_{it-m}$  and  $\Delta V_{fb}$ , improvements on charge-to-breakdown  $Q_{bd}$ , and change in gate voltage during constant-current stress  $\Delta V_g$ , electron-trap generation and trapping rates are also reported and the involved mechanisms are analyzed.

MOS capacitors used in this study were fabricated on *p*-type (100) silicon wafers with a resistivity of 6–8 Ω cm by a self-aligned *n*<sup>+</sup> polysilicon-gate process. All oxidation and anneal processes were performed in a conventional horizontal furnace. LPCVD oxide (LOX) was deposited at 450 °C, 33.8 Pa using silane and oxygen. The flow rate of SiH<sub>4</sub> and O<sub>2</sub> were 0.75 and 100 sccm, respectively, which resulted in a low and controllable deposition rate of about 3 Å/min and good thickness uniformity. After deposition some samples were subjected to a 1000 °C anneal in N<sub>2</sub> ambient for 35 min, which makes the LPCVD oxide densified and H<sub>2</sub>-related by products diffuse out of the oxide. Other samples received *in situ* nitridation at the same temperature and for the same time in pure N<sub>2</sub>O ambient (LN2ON). Thermal oxide (OX) was grown at 850 °C for 70 min in dry O<sub>2</sub> to

serve as control sample and then annealed at 1000 °C for 35 min, or 900 °C for 35 min in N<sub>2</sub> ambient (denoted as OX1 and OX2, respectively) to improve the quality of the Si/SiO<sub>2</sub> interface and oxide bulk to a different extent. Connection to gate electrode was formed by Al metallization and sintering in forming gas at 430 °C for 30 min following *n*<sup>+</sup> polysilicon-gate preparation. The area of the capacitors was 10<sup>-4</sup> cm<sup>2</sup>. Designed oxide thicknesses are 140 and 110 Å for OX and LOX oxides, respectively, which is mainly based on the consideration that LOX oxide would be thickened by ~25% after N<sub>2</sub>O nitridation at 1000 °C for 35 min.<sup>8</sup> As a result, final oxide thicknesses measured by the capacitance-voltage (*C-V*) technique are 145, 145, 115, and 150 Å for OX1, OX2, LOX, and LN2ON oxides, respectively, with the thickness of LOX oxide increased by 30% after N<sub>2</sub>O nitridation. All constant-current stresses were performed with electron injection from the gate, i.e., a negative gate bias. Midgap interface-state density  $D_{it-m}$ , flatband voltage  $V_{fb}$ , and fixed charge  $Q_f$  were determined by high-frequency and quasi-static *C-V* measurements.

The initial  $Q_f$  and  $D_{it-m}$  of the four MOS capacitors extracted from *C-V* data have comparable values ( $Q_f=1.2-2.1 \times 10^{11}$  cm<sup>-2</sup>,  $D_{it-m}=3.35-5.94 \times 10^{10}$  cm<sup>-2</sup> eV<sup>-1</sup>); however, different behaviors occur among the four dielectrics under high-field stress. Presented in Fig. 1 is  $\Delta D_{it-m}$  under constant-current injection of -1 mA/cm<sup>2</sup> for the four dielectrics. Surprisingly, a smaller  $\Delta D_{it-m}$  for LOX sample than OX sample is observed. This might imply that smoother SiO<sub>2</sub>/Si interface for LOX oxide than OX oxide is formed<sup>9</sup> and the interfacial strain of LOX oxide is relieved to a larger extent than OX oxide during the high-temperature anneal in N<sub>2</sub>.<sup>10</sup> To show the advantages of the annealing step,  $\Delta D_{it-m}$  of OX1 and OX2 samples are compared in Fig. 1. As can be seen, OX1 sample exhibits slightly improved interface hardness than OX2 sample, which obviously results from the formation of stronger Si—O bonds at the interface<sup>11</sup> and a larger reduction of interfacial stress<sup>12</sup> at a higher annealing temperature. For N<sub>2</sub>O-nitrided LPCVD oxide,

<sup>a)</sup>Electronic mail: laip@hkueee.hku.hk




FIG. 1. Midgap interface-state creation  $\Delta D_{it-m}$  of MOS capacitors with different gate dielectrics under constant-current injection stress of  $-1 \text{ mA/cm}^2$ .

$\Delta D_{it-m}$  is more greatly reduced than LOX oxide, demonstrating the distinctive advantage of oxynitrides—an excellent interface hardness against hot-carrier bombardment as a result of interfacial nitrogen incorporation.

Shown in Fig. 2 is the corresponding  $\Delta V_{fb}$  under the same stress conditions as those used in Fig. 1. The four dielectrics all display a negative-going shift in  $V_{fb}$  after stress, indicating hole trapping. Like  $\Delta D_{it-m}$  in Fig. 1,  $\Delta V_{fb}$  for OX1 is also slightly smaller than the one for OX2 because of slightly better interface qualities achieved at higher annealing temperature. Moreover,  $\Delta V_{fb}$  for LOX sample is less than for OX samples, which is similar to that reported in Ref. 13. It is well known that  $\Delta V_{fb}$  is the combined effect of charge trapping at the substrate interface and in the bulk oxide, and mainly reflects the charges near the Si/SiO<sub>2</sub> interface.<sup>14</sup> Hole trapping is likely due to generated donor-like interface states<sup>15</sup> and bulk trapping, which are positively charged when they are unoccupied under  $C-V$  measurement




FIG. 2. Flatband voltage shift of MOS capacitors with injected charge under the same stress conditions as those in Fig. 1.




FIG. 3. Normalized change in gate voltage vs time during constant-current stressing ( $-10 \text{ mA/cm}^2$ ).

conditions. So, considering the results in Fig. 1, it can be deduced that LOX sample should have a lower donorlike interface-state creation than OX samples in the entire charge-injection range. However, it could not be concluded that bulk hole trapping in LOX oxide is less than OX oxide because the influence of hole trapping might be partly canceled by significant electron trapping in the bulk of LOX oxide as analyzed in the next paragraph; but, undoubtedly, both are considerably improved by the N<sub>2</sub>O nitridation as shown in Fig. 2. Lastly, the  $\Delta V_{fb}$  saturation of LN2ON sample with injected charge in Fig. 2 depicts again its better interface resistance against stress-induced degeneration and less bulk trapping than LOX and OX oxides.

Figure 3 shows the change in gate voltage  $\Delta V_g$  during constant-current stressing ( $-10 \text{ mA/cm}^2$ ) for the oxides. Between the two thermal-oxide samples, OX1 sample is chosen for comparison purpose because it has better qualities and, more importantly, has about the same thermal budget as LOX and LN2ON samples. Unlike  $\Delta V_{fb}$ ,  $\Delta V_g$  is very sensitive to charges located near the cathode. So, to eliminate the effect of oxide thickness  $t_{ox}$ ,  $\Delta V_g$  is normalized by respective oxide thickness. The increase of gate voltage during stressing implies electron trapping. Obviously, LPCVD oxide suffers from the highest electron-trap generation and trapping rates among the three oxides (see Fig. 4 below), which is similar to that reported in Ref. 13, and probably due to hydrogen-related species such as  $-H$  and  $-OH$  produced by the thermal decomposition of silane during deposition. However, LN2ON oxide shows only a small  $\Delta V_g$ , suggesting greatly suppressed electron trapping. This indicates that N<sub>2</sub>O nitridation for LOX oxide is very effective in annealing out the hydrogen species, hence reducing electron-trap generation and trapping rates.

Depicted in Fig. 4 are charge-to-breakdown  $Q_{bd}$  and corresponding electron-trap generation and trapping rates for the three oxides under different injection current densities  $-J_g$ .  $Q_{bd}$  of LOX sample is much lower than that of OX1 sample. This can be associated with two possible causes: a large defect density and enhanced electron trapping rate in the LPCVD oxide film.<sup>16</sup> Since  $Q_{bd}$  of LOX dielectrics is




FIG. 4. Charge-to-breakdown  $Q_{bd}$  and electron trap generation/trapping rate  $dV_g/dt$  as a function of injection current density.

significantly improved after  $N_2O$  nitridation in our experiments and the charge trapping rate at localized defect sites in LPCVD oxide is lower than that in thermal oxide,<sup>5</sup> it can be suggested that  $Q_{bd}$  degradation is likely due to enhanced electron-trap generation and trapping rates induced by hydrogen-related species in our LOX oxide, which is proportional to the slope of the gate-voltage shift versus time during constant-current injection, i.e.,  $dV_g/dt$  of the linear part of the curves in Fig. 3. It can clearly be seen that the higher the  $dV_g/dt$ , the lower the  $Q_{bd}$ .<sup>16</sup> The  $Q_{bd}$  and  $dV_g/dt$  values are averaged over 20 capacitors, and  $dV_g/dt$  is similarly normalized by respective oxide thickness. It can be evaluated that  $N_2O$  nitridation makes  $Q_{bd}$  of our LOX dielectrics increase by a factor of 1.6–1.8, and the corresponding  $dV_g/dt$  decrease by approximately the same factor.

In summary,  $N_2O$ -nitrided LPCVD oxide exhibits considerably suppressed electron-trap creation and trapping

rates, excellent charge-to-breakdown characteristics and interface immunity against interface-state generation due to interfacial nitrogen incorporation, and reduction of  $H_2$ -related byproducts resulting from silane decomposition. Therefore, to obtain high-quality LPCVD gate dielectrics and enhanced device reliability,  $N_2O$  nitridation of deposited oxide is a very promising way. Even for stacked thermal/LPCVD gate oxide, the same treatment would probably result in further improvement of interface and bulk qualities of the composite oxide.

This work was financially supported by the RGC and CRCG Research Grants, the University of Hong Kong.

- <sup>1</sup>S. Ikeda, S. Hashiba, I. Kuramoto, H. Katoh, S. Ariga, T. Yamanaka, T. Hashimoto, N. Hashimoto, and S. Meguro, in IEDM Technical Digest, 1990, p. 469.
- <sup>2</sup>Y. Lee, L. D. Yao, E. Hansen, R. Chau, B. Sabi, S. Hossaini, and B. Asakawa, IEEE Trans. Electron Devices **ED-40**, 163 (1993).
- <sup>3</sup>G. Kawamoto, G. Magyer, and L. Yau, IEEE Trans. Electron Devices **ED-34**, 2450 (1987).
- <sup>4</sup>H. H. Tseng, P. Tobin, J. Hayden, and K. M. Chang, in IEDM Technical Digest, 1991, p. 75.
- <sup>5</sup>J. Lee, I. C. Chen, and C. Hu, IEEE Electron Device Lett. **EDL-7**, 506 (1986).
- <sup>6</sup>R. Moazzami and C. Hu, IEEE Electron Device Lett. **EDL-14**, 72 (1993).
- <sup>7</sup>J. Ahn, W. Ting, T. Chu, S. Lin, and D. L. Kwong, Applied Phys. Lett. **59**, 283 (1991).
- <sup>8</sup>Z. H. Liu, J. T. Krick, H. J. Wann, P. K. Ko, C. Hu, and Y. C. Cheng, in IEDM Technical Digest, 1992, p. 625.
- <sup>9</sup>S. Ang and S. Wilson, J. Electrochem. Soc. **134**, 1254 (1987).
- <sup>10</sup>J. Ahn, W. Ting, and D.-L. Kwong, IEEE Electron Device Lett. **EDL-13**, 186 (1992).
- <sup>11</sup>N. Bhat and K. C. Saraswat, in ECD Extended Abstract, 1994, p. 179.
- <sup>12</sup>S. P. Tay, A. Kalnitsky, G. Kelly, J. P. Ellul, P. DeLalio, and E. A. Irene, J. Electrochem. Soc. **137**, 3579 (1990).
- <sup>13</sup>N. Bhat, P. P. Apte, and K. C. Saraswat, IEEE Trans. Electron Devices **ED-43**, 554 (1996).
- <sup>14</sup>P. Fazan, M. Dutoit, C. Martin, and M. Ilegems, Solid State Electronics **30**, 829 (1987).
- <sup>15</sup>T. Hori and H. Iwasaki, IEEE Electron Device Lett. **EDL-9**, 168 (1988).
- <sup>16</sup>C.-H. Lin, J. Cable, and J. C. S. Woo, IEEE Trans. Electron Devices **ED-42**, 1329 (1995).