Versatile Model Order Reduction of Frequency-Dependent VLSI Interconnect Models

Project Title	Versatile Model Order Reduction of Frequency-Dependent VLSI Interconnect Models
Principal Investigator	Wong, Ngai (Principal investigator)
Co-Investigator(s)	Professor Koh Cheng Kok (Co-Investigator)
Project Code	HKU 717407E
Funding Year	2007/2008
Amount	570024
Start Date	01-09-2007
Expected Completion	31-01-2011
Status	Completed
Keywords	model reduction, VLSI interconnect, CAD and EDA, fast algorithms
Discipline	Electronics, Others - Electrical and Electronic Engineering
Sponsor	RGC General Research Fund (GRF)
Grant Type/Funding Scheme	General Research Fund (GRF)
Duration	41
Publication	HR approximation of FIR filters via discrete-time hybrid-domain vector fitting
Publication	Robust simulation methodology for surface-roughness loss in interconnect and package modelings
Publication	Passivity test of immittance descriptor systems based on generalized hamiltonian methods
Publication	An effective formulation of coupled electromagnetic-TCAD simulation for extremely high frequency onward

Project Title

Principal Investigator

Co-Investigator(s)

Professor Koh Cheng Kok (Co-Investigator)

Project Code

HKU 717407E

Funding Year

2007/2008

Amount

570024

Start Date

01-09-2007

Expected Completion

31-01-2011

Status

Completed

Keywords

model reduction, VLSI interconnect, CAD and EDA, fast algorithms

Discipline

Electronics, Others - Electrical and Electronic Engineering

Sponsor

RGC General Research Fund (GRF)

Grant Type/Funding Scheme

General Research Fund (GRF)

Duration

41

Publication

Publication

Publication

Publication

Grant: Versatile Model Order Reduction of Frequency-Dependent VLSI Interconnect Models