File Download
  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: Architecture for quadruple precision floating point division with multi-precision support

TitleArchitecture for quadruple precision floating point division with multi-precision support
Authors
Jaiswal, MKSo, HKH
KeywordsDivision
FPGA
Multi-Precision Division
Quadruple Precision Arithmetic
Issue Date2016
PublisherIEEE, Computer Society. The Journal's web site is located at http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000037
Citation
Proceedings of 2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP), London, UK., 6-8 July 2016, p. 239-240 How to Cite?
DOI: http://dx.doi.org/10.1109/ASAP.2016.7760807
Persistent Identifierhttp://hdl.handle.net/10722/229799
ISSN
2160-052X

 

DC FieldValueLanguage
dc.contributor.authorJaiswal, MK-
dc.contributor.authorSo, HKH-
dc.date.accessioned2016-08-23T14:13:21Z-
dc.date.available2016-08-23T14:13:21Z-
dc.date.issued2016-
dc.identifier.citationProceedings of 2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP), London, UK., 6-8 July 2016, p. 239-240-
dc.identifier.issn2160-052X-
dc.identifier.urihttp://hdl.handle.net/10722/229799-
dc.languageeng-
dc.publisherIEEE, Computer Society. The Journal's web site is located at http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000037-
dc.relation.ispartofInternational Conference on Application-Specific Systems, Architecture and Processors (ASAP) Proceedings-
dc.rights©2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.-
dc.subjectDivision-
dc.subjectFPGA-
dc.subjectMulti-Precision Division-
dc.subjectQuadruple Precision Arithmetic-
dc.titleArchitecture for quadruple precision floating point division with multi-precision support-
dc.typeConference_Paper-
dc.identifier.emailJaiswal, MK: manishkj@hku.hk-
dc.identifier.emailSo, HKH: hso@eee.hku.hk-
dc.identifier.authoritySo, HKH=rp00169-
dc.description.naturepostprint-
dc.identifier.doi10.1109/ASAP.2016.7760807-
dc.identifier.scopuseid_2-s2.0-85006867260-
dc.identifier.hkuros261933-
dc.identifier.hkuros280264-
dc.identifier.spage239-
dc.identifier.epage240-
dc.publisher.placeUnited States-
dc.identifier.issnl2160-0511-

Export via OAI-PMH Interface in XML Formats

OR

Export to Other Non-XML Formats