File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: Nanoassembly and packaging of single carbon nanotube based transistors

TitleNanoassembly and packaging of single carbon nanotube based transistors
Authors
KeywordsNanomanipulation
Atomic force microscopy
Carbon nanotube transistors
Polyimide
Issue Date2006
Citation
2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006, 2006, v. 1, p. 250-253 How to Cite?
AbstractCarbon nanotube transistor with bottom gate fabricated by atomic force microscopy based nanomanipulation system is presented in this paper. This process consists of fabrication of transistor chips using conventional optical lithography and nanoassembly of CNTs on the chips. It is found that the contact resistance between the CNT and Palladium electrodes can be as low as several hundred kΩ. By using this fabrication technique, high fabrication yield of CNT devices can be achieved. In addition, Polyimide serves as the dielectric layer and the packaging material of the transistor which allows us to modify transistor characteristic, because the Fermi level of CNTs shifted after annealing under vacuum. At low temperature, the polyimide has lower gas permeability and thereby, seals the CNT transistors. © 2006 IEEE.
Persistent Identifierhttp://hdl.handle.net/10722/212953

 

DC FieldValueLanguage
dc.contributor.authorChan, Ho Yin-
dc.contributor.authorXi, Ning-
dc.contributor.authorZhang, Jiangbo-
dc.contributor.authorLi, Guangyong-
dc.date.accessioned2015-07-28T04:05:34Z-
dc.date.available2015-07-28T04:05:34Z-
dc.date.issued2006-
dc.identifier.citation2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006, 2006, v. 1, p. 250-253-
dc.identifier.urihttp://hdl.handle.net/10722/212953-
dc.description.abstractCarbon nanotube transistor with bottom gate fabricated by atomic force microscopy based nanomanipulation system is presented in this paper. This process consists of fabrication of transistor chips using conventional optical lithography and nanoassembly of CNTs on the chips. It is found that the contact resistance between the CNT and Palladium electrodes can be as low as several hundred kΩ. By using this fabrication technique, high fabrication yield of CNT devices can be achieved. In addition, Polyimide serves as the dielectric layer and the packaging material of the transistor which allows us to modify transistor characteristic, because the Fermi level of CNTs shifted after annealing under vacuum. At low temperature, the polyimide has lower gas permeability and thereby, seals the CNT transistors. © 2006 IEEE.-
dc.languageeng-
dc.relation.ispartof2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006-
dc.subjectNanomanipulation-
dc.subjectAtomic force microscopy-
dc.subjectCarbon nanotube transistors-
dc.subjectPolyimide-
dc.titleNanoassembly and packaging of single carbon nanotube based transistors-
dc.typeConference_Paper-
dc.description.natureLink_to_subscribed_fulltext-
dc.identifier.scopuseid_2-s2.0-37349097746-
dc.identifier.volume1-
dc.identifier.spage250-
dc.identifier.epage253-

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats