File Download

There are no files associated with this item.

  Links for fulltext
     (May Require Subscription)
Supplementary

Conference Paper: Design of VLSI switch for highly parallel multiprocessor system

TitleDesign of VLSI switch for highly parallel multiprocessor system
Authors
Issue Date1990
Citation
Proceedings Of The Custom Integrated Circuits Conference, 1990 How to Cite?
AbstractThe design of a large, multistage interconnection network that has been successfully constructed and used in a version of the RP3 system is described. The network hardware is scalable and can be used for systems consisting of anywhere from four to hundreds of processor and memory elements. An overview is given of the switch architecture, followed by the packaging structure. A description of the methodology used for logic design and verification of the large silicon chip is presented.
Persistent Identifierhttp://hdl.handle.net/10722/176096
ISSN

 

DC FieldValueLanguage
dc.contributor.authorHsu, Yarsunen_US
dc.contributor.authorBenveniste, Cen_US
dc.contributor.authorRuedinger, Jen_US
dc.contributor.authorTan, CJen_US
dc.date.accessioned2012-11-26T09:05:46Z-
dc.date.available2012-11-26T09:05:46Z-
dc.date.issued1990en_US
dc.identifier.citationProceedings Of The Custom Integrated Circuits Conference, 1990en_US
dc.identifier.issn0886-5930en_US
dc.identifier.urihttp://hdl.handle.net/10722/176096-
dc.description.abstractThe design of a large, multistage interconnection network that has been successfully constructed and used in a version of the RP3 system is described. The network hardware is scalable and can be used for systems consisting of anywhere from four to hundreds of processor and memory elements. An overview is given of the switch architecture, followed by the packaging structure. A description of the methodology used for logic design and verification of the large silicon chip is presented.en_US
dc.languageengen_US
dc.relation.ispartofProceedings of the Custom Integrated Circuits Conferenceen_US
dc.titleDesign of VLSI switch for highly parallel multiprocessor systemen_US
dc.typeConference_Paperen_US
dc.identifier.emailTan, CJ: ctan@eti.hku.hken_US
dc.identifier.authorityTan, CJ=rp01379en_US
dc.description.naturelink_to_subscribed_fulltexten_US
dc.identifier.scopuseid_2-s2.0-0025593922en_US
dc.identifier.scopusauthoridHsu, Yarsun=13408051800en_US
dc.identifier.scopusauthoridBenveniste, C=6603204709en_US
dc.identifier.scopusauthoridRuedinger, J=14066364600en_US
dc.identifier.scopusauthoridTan, CJ=22981715400en_US

Export via OAI-PMH Interface in XML Formats


OR


Export to Other Non-XML Formats