<table>
<thead>
<tr>
<th>Title</th>
<th>Improved performance for OTFT with HfTiO2 as gate dielectric by N2O annealing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Tang, WM; Cheng, KH; Leung, CH; Lai, PT; Xu, J; Che, CM</td>
</tr>
<tr>
<td>Issued Date</td>
<td>2007</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10722/97159">http://hdl.handle.net/10722/97159</a></td>
</tr>
<tr>
<td>Rights</td>
<td></td>
</tr>
</tbody>
</table>
Improved Performance for OTFT with HfTiO$_2$ as gate dielectric by N$_2$O annealing


Abstract - OTFTs with HfTiO$_2$ as gate dielectric have been successfully fabricated. The devices show small threshold voltage and subthreshold slope, and thus are suitable for low-voltage and low-power applications. This work also finds that OTFT with gate dielectric annealed in N$_2$O has larger dielectric constant, smaller threshold voltage, smaller subthreshold slope and larger on/off ratio than the N$_2$-annealed sample. This demonstrates that the N$_2$O annealing is an important surface treatment for preparing a high-quality insulator/organic interface.

I. INTRODUCTION

Organic thin-film transistors (OTFTs) have attracted a great deal of interest in recent years in the field of microelectronics and optoelectronics. They can be used to make sensors [1], flat-panel displays, low-end smart cards and electronic identification tags [2]. OTFTs based on polymers have several advantages and become a promising alternative to silicon-based transistors for many applications. They are particularly suitable for large-area and flexible electronics applications because organic semiconductors are strong, soluble and flexible. They can be deposited by spray coating and screen-printing, which are simple to process and can cover a large area. In addition, these processes can be done at low-temperature to minimize the production cost. Several organic semiconductors have been used to make OTFTs, such as pentacene, rubrene, perylene, poly(3-hexylthiophene) regioregular (P3HT) and dihexylquin-quethiophene (DH-5T). Among these organic materials, pentacene is commonly chosen as the active layer for making OTFT. It is because pentacene has a strong tendency to form molecular crystals and well-ordered film by evaporation which is an important factor for obtaining high carrier mobility [3, 4]. Moreover, pentacene is a p-type semiconductor, which is stable in air and less sensitive to moisture.

Silicon dioxide (SiO$_2$) and oxynitride have been traditionally used as the gate insulator in OTFT. They can be easily fabricated by conventional thermal oxidation and patterned by photolithography. However, these kinds of insulators are not very suitable for making high-performance OTFTs for high-speed and low-power display driving circuits. The required insulator must be very thin in order to get high gate capacitance but scaling down the thickness of silicon dioxide creates a lot of problems such as high leakage current, intermixing of materials at the interfaces and direct tunneling in the thin film. In order to solve these problems, insulator with high dielectric constant (k) should be used. High-k materials can allow thicker physical thickness to suppress gate leakage current while maintaining a high gate capacitance to reduce the operating voltage of OTFT. Several high-k dielectrics have been employed to fabricate OTFT, for example HfO$_2$ [5], Al$_2$O$_3$ [6], TiO$_2$ [7], Ta$_2$O$_5$ [8] and BaTiO$_3$ [9]. In this study, high-k dielectric material hafnium titanium oxide (HfTiO$_2$) is used as the gate insulator. The purpose of adding Ti into HfO$_2$ is to get higher dielectric constant while maintaining good thermal stability with Si [10]. As the interface between the organic layer and the gate insulator can greatly influence the performance of OTFT,
the high-k dielectric is annealed in nitrous oxide (N$_2$O) in order to improve its surface quality. The electrical characteristics of the devices are measured, and then used to calculate the carrier mobility, threshold voltage, sub-threshold slope and on-off ratio of the devices.

II. EXPERIMENTS

N-type <100> Si wafers (resistivity of 0.2 - 0.5 $\Omega$cm) were used in this study. The wafers were cleaned using the conventional RCA method followed by a 60-sec dip in 5% hydrofluoric acid to remove the native oxide. Then the wafers were loaded into a Denton vacuum LLC Discovery 635 sputterer, which was then pumped down to 2 x 10$^{-6}$ Torr. HfTiO$_2$ was then deposited at room temperature by co-sputtering of hafnium metal (99.99 % purity) with a RF power of 25 W and titanium metal (99.995 % purity) with a DC current of 0.1 A in a mixed Ar/O$_2$ ambient (Ar to O$_2$ ratio = 8:1). One sample then underwent an annealing in a furnace at 700 $^\circ$C in N$_2$O for 10 min. For the purpose of comparison, a control sample with N$_2$-annealed HfTiO$_2$ as gate dielectric was also fabricated. In order to use the substrate as the gate of the device, the back oxide was removed by using 20 % HF. A layer of 30-nm pentacene was then deposited onto the insulator by vacuum evaporation at 10$^{-6}$ Torr. The pentacene was purchased from Aldrich and used without further purification. The source and drain gold pads were then deposited on top of the organic layer by evaporation through a stainless steel mask with a channel length L of 30 $\mu$m and a channel width W of 200 $\mu$m. The structure of the high-k OTFT fabricated is shown in Fig. 1. In order to deduce the dielectric constant, capacitor structures were also fabricated by evaporation of Al onto the dielectric films. The area of capacitors was 7.85 $\times$ 10$^{-5}$ cm$^2$. The capacitance-voltage (C-V) characteristics were measured by a HP4284A LCR meter and a HP4140B pA meter at 100 kHz. The current-voltage (I-V) characteristics were measured by a HP4156B semiconductor parameter analyzer. All measurements were conducted in a dark environment at room temperature. The final thickness of the oxide layers t$_{ox}$ was measured by an ellipsometer.

III. RESULTS AND DISCUSSION

Fig. 2(a) and (b) show the drain current I$_d$ versus drain voltage V$_d$ characteristics of the OTFTs with insulator annealed in N$_2$ and N$_2$O respectively. The operating principle of OTFT is similar to that of traditional MOSFET. OTFT with a p-type organic semiconductor (e.g. pentacene) as an active layer is called p-type OTFT. When a negative gate voltage V$_g$ is appli-

![Fig. 1 Structure of high-k OTFT](image)

![Fig. 2 I$_d$ vs V$_d$ characteristics for the OTFT with gate dielectric annealed in (a) N$_2$ (b) N$_2$O](image)
applied to the p-type OTFT, positive charges or holes will accumulate at the insulator/organic interface. A conductive channel will be formed and the transistor is in the on state when the applied negative gate voltage is large enough to accumulate sufficient amount of holes in the channel. The voltage required to turn on an OTFT is called the threshold voltage $V_t$. Current will flow through the channel from source to drain when a negative drain voltage is applied to the device. The drain current $I_d$ in the linear and saturation regions can be given by equations (1) and (2) respectively

$$I_d = \frac{W}{L} \mu C_o (V_g - V_t - \frac{V_d}{2}) V_d$$  \hspace{1cm} (1)$$

$$I_d = \frac{W}{2L} \mu C_o (V_g - V_t)^2$$  \hspace{1cm} (2)$$

where $C_o$ is the capacitance per unit area of the insulator, and $\mu$ is the carrier mobility. Presented in Fig. 3 is the logarithmic plot of $I_d$ versus $V_g$ for the $N_2$ and $N_2O$-annealed samples. The subthreshold slope ($S$) is a very important parameter for OTFTs used as switches because it shows the voltage needed to separate the on and off modes of the switch. The $S$ parameter is defined as $\frac{\partial V_g}{\partial \log_{10}(I_d)}$ which can be calculated by taking the reciprocal of the steepest slope of the plot.

Fig. 3 $I_d$ vs $V_g$ characteristics for the $N_2$-annealed and $N_2O$-annealed samples

The important parameters of the samples are summarized in Table 1. The $N_2O$-annealed sample has higher dielectric constant and hence smaller threshold voltage than the $N_2$-annealed sample. It is because during the $N_2O$ annealing, atomic N is decomposed from this nitridation gas and then diffuses into the oxide film. These N atoms can hinder the diffusion of O into the oxide, thus suppressing the formation of a low-k SiO$_2$ interlayer between the high-k dielectric and the substrate. The incorporation of nitrogen in the insulator can also passivate the insulator surface by forming strong triple bonds with the dangling bonds of silicon. These strong Si= N bonds can improve the interfacial diffusion barrier, decrease the interfacial strain and remove fixed oxide charges. $N_2O$ nitridation can also reduce the traps and defects inside the oxide layer. Hence, the $N_2O$-annealed samples show significant reduction in gate leakage current and great improvement in on/off or $I_g/I_d$ ratio. The subthreshold slope is also improved by the $N_2O$ annealing.

<table>
<thead>
<tr>
<th>Annealing gas</th>
<th>$C_o$ ((\mu F/cm^2))</th>
<th>$t_{ox}$ (nm)</th>
<th>$k$</th>
<th>$\mu$ ((cm^2/Vs))</th>
<th>$V_t$ (V)</th>
<th>$S$ (V/decade)</th>
<th>on/off ratio ($10^4$)</th>
<th>$I_d$ ((\mu A)) at $V_g = V_d = -4V$</th>
<th>$I_g$ ((\mu A)) at $V_g = -4V$, $V_d = 0V$</th>
<th>$I_g/I_d$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_2$</td>
<td>0.531</td>
<td>18.9</td>
<td>11.3</td>
<td>0.24</td>
<td>-1.73</td>
<td>0.27</td>
<td>7.1</td>
<td>2.33</td>
<td>1.24</td>
<td>53%</td>
</tr>
<tr>
<td>$N_2O$</td>
<td>0.599</td>
<td>18.1</td>
<td>12.2</td>
<td>0.22</td>
<td>-1.28</td>
<td>0.25</td>
<td>17.5</td>
<td>4.58</td>
<td>0.32</td>
<td>7%</td>
</tr>
</tbody>
</table>

Table 1 Device parameters of OTFTs with HfTiO$_2$ as gate dielectric annealed in $N_2$ and $N_2O$ gas ambients

IV. CONCLUSION

Organic thin-film transistor with high-k material HfTiO$_2$ as gate insulator has been fabricated and studied. This study has
demonstrated the use of HfTiO₂ as gate dielectric can obtain low operating voltage and high switching speed. In addition, the gate leakage current and on/off ratio are greatly improved by the N₂O annealing. The excellent electrical characteristics of the N₂O-annealed sample are attributed to nitrogen incorporation in the gate insulator during nitridation, which can passivate the insulator surface to produce a better insulator/organic interface. In conclusion, N₂O-annealed HfTiO₂ is a promising gate insulator for fabricating high-performance OTFTs.

ACKNOWLEDGE

We would like to acknowledge the RGC of HKSAR, China (Project No. HKU 7133/07E), and the University Development Fund (Nanotechnology Research Institute, 00600009) of the University of Hong Kong.

REFERENCES