Effects of NO Annealing and GaO$_x$N$_y$ Interlayer on GaN Metal-Insulator-Semiconductor Capacitor with SiO$_2$ Gate Dielectric

I. M. Lin and P. T. Lai

Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong

SiO$_2$ was deposited on GaN by radio-frequency sputtering to fabricate metal-insulator-semiconductor (MIS) capacitors. Before the deposition, an ultrathin GaO$_x$N$_y$ interlayer was thermally grown on the GaN wafer to improve the quality of the insulator/GaN interface. The interface-trap density at 0.4 eV below the conduction band edge was reduced by one order compared with that of a sample without the GaO$_x$N$_y$ interlayer. Annealing in NO gas at 800°C was conducted on both samples, and turn-on voltage and maximum current were measured. The NO-annealed sample with the GaO$_x$N$_y$ interlayer achieved the highest oxide-charge density of 1.7 × 10$^{11}$ cm$^{-2}$, as compared to 9.3 × 10$^{10}$ cm$^{-2}$ for its counterpart without the GaO$_x$N$_y$ interlayer and about 8.0 × 10$^{11}$ cm$^{-2}$ for the two nonannealed samples. Moreover, the NO annealing was found to effectively reduce border traps. Secondary-ion mass spectrometry analysis was performed to explain how the GaO$_x$N$_y$ interlayer and NO annealing affect the performance of the GaN MIS capacitors.

© 2007 The Electrochemical Society. [DOI: 10.1149/1.2429043] All rights reserved.


As wide-bandgap III-V material, GaN has brought great interest to optical applications: high-efficiency light-emitting diodes, ultraviolet photodetectors, and laser diodes. Based on the advantages of high critical electric field (up to 3 MV/cm) and low thermal generation rate, GaN is also suitable for fabricating high-power and high-temperature devices, such as metal-semiconductor field-effect transistor (MESFET), metal-insulator-semiconductor field-effect transistor (MISFET), and high-electron-mobility transistor (HEMT). However, GaN is a promising candidate for high-power and high-temperature devices due to its high breakdown field and dielectric strength. GaN has been applied as gate dielectric. However, leakage current through the gate dielectric, interface quality, and charges in the dielectric are major obstacles. Native GaO$_2$ achieved low interface-state density $D_{it}$ but its leakage current was high. In order to improve the interface quality and breakdown field, SiO$_2$ stacked with thermally grown GaO$_2$ was prepared by growing 15 nm GaO$_x$N$_y$ and 35 nm GaO$_2$ on GaN before sputtering 100 nm SiO$_2$. In this paper, we show that a much thinner (~4 nm) thermally grown GaO$_2$N$_y$ can effectively reduce interface traps, and the negative effects of GaO$_2$N$_y$ on breakdown field and gate leakage current can be minimized by increasing the thickness ratio of SiO$_2$ to GaO$_2$N$_y$. Low-pressure chemical-vapor-deposited SiO$_2$ annealed in NO or NH$_3$ at 1100°C for 5 min was found to increase the leakage current and degrade the performance of GaN capacitors. In this work, both stacked (SiO$_2$/GaO$_x$N$_y$/GaN) and nonstacked (SiO$_2$/GaN) structures were annealed in NO at a lower temperature of 800°C for 1 h, and as a result, showed less oxide charges and border traps. In addition, the effects of the NO annealing on interface states and breakdown field are discussed. Last, a microscopic analysis was done by secondary-ion mass spectrometry (SIMS) to explain how the GaO$_x$N$_y$ interlayer can improve the interface quality, and how the NO annealing can reduce the oxide charges.

Fabrication of devices.—GaN wafers used in this study were prepared by molecular-beam epitaxial deposition on c-plane sapphire. A 25 nm undoped GaN buffer layer was grown at 550°C and then 1 nm epilayer n-type GaN was grown at 1170°C. The epilayer GaN layer was intentionally doped with Si to 5 × 10$^{17}$ cm$^{-3}$. Four wafers were cleaned by the standard RCA method and then dipped into 1:1 HF solution to remove the native oxide and contaminants. Two wafers were loaded into a furnace at 300°C, and the temperature was raised to 800°C in nitrogen ambient. Then, an oxidation was performed at 800°C in diluted oxygen (O$_2$:N$_2$ = 1:4) for 15 min. Because 200 nm GaO$_x$N$_y$ could be formed in pure oxygen for 12 h at 800°C in our system, the GaO$_x$N$_y$ interlayer was estimated to be less than 4 nm. Then, a layer of SiO$_2$ was deposited on all the samples, producing two with SiO$_2$/GaO$_x$N$_y$/GaN stacked gate dielectric. The thickness of SiO$_2$ was measured to be 40 nm with an error of 0.5 to 3% by a variable-angle spectroscopic ellipsometer from J. A. Woollam Co., Inc. After that, one stacked sample was annealed at 800°C in nitrogen, denoted as S-N2; another was annealed in NO, denoted as S-NO. The two nonstacked samples without the GaO$_x$N$_y$ interlayer were annealed also at 800°C in N$_2$ and NO, and denoted as NS-N2 and NS-NO, respectively. Finally, Al was thermally evaporated as electrodes for all the samples and then annealed in argon at 410°C for 30 min for good ohmic contacts. The area of the resulting capacitors was 7.85 × 10$^{-3}$ cm$^2$. High-frequency (1 MHz) capacitance-voltage characteristics were measured using an HP4284A LCR meter with a bias sweep rate of 0.1 V/s. The current-voltage (I-V) characteristics were measured by an HP4156B semiconductor parameter analyzer. All measurements were conducted in a dark ambient at room temperature.

Results and Discussion

SIMS.—The SIMS results of the four samples are shown in Fig. 1a-d. The top 5 nm signals are omitted due to the instability of SIMS signals at the sample surface. The curves have been adjusted along the x-axis due to the difference in dielectric thickness, thus providing clearer comparison. There are similar peak intensities of SiO$_2$, SiN, GaN, and GaO$_2$N$_y$ for the NS-N2, S-N2, and S-NO samples in the transition region, while the intensity variations vs depth for the NS-NO sample are gradual with no elements piling up at the interface. In our analysis of the SIMS data, it has been suggested that the diffusivity (D) of Ga in SiO$_2$ is about 2 to 6 orders of magnitude higher than those of B, P, Al, Sb in SiO$_2$. This high diffusivity makes it possible to implant Ga through a 500 Å SiO$_2$ layer into the underlying Si, and then anneal at 800°C in N$_2$, resulting in significant diffusion of the implanted Ga (D = 2.9 × 10$^{-15}$ cm$^2$/s) at 800°C. The GaO$_x$N$_y$ interlayer at a distance of about 30 Å (D = 1.9 × 10$^{-17}$ cm$^2$/s, calculated based on the values in Ref. 17). In brief, Ga can diffuse into SiO$_2$ about 100 times faster than Si in GaN. Therefore, we can conclude that Ga out-diffusion into SiO$_2$ is the main reason for the formation of SiO$_2$N$_y$ glits at the interface or in the dielectric layer. The NS-NO sample has characteristics quite different from the
other three: (i) the intensities of SiO$_2$ and SiN gradually decrease from the surface of the dielectric to the interface. (ii) the intensity of GaN gradually increases from the surface to the interface, (iii) the GaO intensity remains high from the surface to the GaN substrate. The above three characteristics clearly demonstrate that a large amount of Ga has outdiffused into the SiO$_2$ dielectric. The reason why the NS-NO sample has much more Ga diffusing into SiO$_2$ compared with the same structure annealed in N$_2$ (NS-N2) should be because the N and O decomposed from NO can have chemical reaction with Ga ions, and thus Ga ions have higher chance to diffuse into the dielectric under the oxidizing ambient. The outdiffused Ga could damage the lattice structure of SiO$_2$ and produce defects, which trigger large leakage current. However, according to the S-NO sample, many fewer Ga ions diffuse into the SiO$_2$ dielectric. This should be associated with the presence of the Ga$_2$O$_3$/N$_2$ interlayer because Ga-O and O-N bonds are much more stable than Ga-N bonds under the oxidizing ambient. Moreover, the peak intensity of SiN in the transition layer is even lower than those of the two samples annealed in nitrogen. This is probably related to the fact that the N released from NO can react with the Si near the SiO$_2$/GaN interface to form Si oxynitride, which can block the nitrogen out-diffusion from the GaN substrate more effectively than SiO$_2$.

Positive oxide charges.— Although the SIMS profiles of the NS-NO and S-NO samples are quite different, a common feature is a significant reduction of positive oxide charges induced by the NO annealing. Figure 2a and b shows the high-frequency capacitance-voltage (HF C-V) characteristics of the four samples, and Table I presents the device parameters extracted from the HF C-V curves (average values from six sample points).

The oxide thickness is calculated from the oxide capacitance $C_{ox}$ which is approximated by the maximum value in the accumulation region. After annealing, the films become denser and their thicknesses calculated from $C_{ox}$ are a little bit smaller than the original 40 nm. For the samples NS-N2, S-N2, and NS-NO, the interdiffusion mainly happens near the interface (Fig. 1), and thus would not have significant effect on their dielectric constants. As for the sample S-NO, although there is more interdiffusion (Fig. 1), its dielectric constant hardly changes due to little changes in its oxide thickness and $C_{ox}$. The chemical compositions of the four oxide films have little changes after annealing, and therefore, the dielectric constant used for calculation is taken to be that of SiO$_2$ (3.9).

The capacitance at the flatband voltage is as follows

$$C_{fb} = \frac{C_s C_{ox}}{C_s + C_{ox}}$$  \[1\]

where

$$C_s = \epsilon_{GaN} \epsilon_0 \mu D$$  \[2\]

$$L_D = (kT \mu_0 / e^2 N_d)^{1/2}$$  \[3\]

$\epsilon_{GaN}$ is the dielectric constant of GaN; $\epsilon_0$ is the permittivity of free space; $L_D$ is the Debye length; $N_d$ is the actual carrier concentration ($1.1 \times 10^{17}$ cm$^{-3}$) calculated from the measured capacitance; $k$ is the Boltzmann’s constant, and $T$ is the measurement temperature.
During the SiO$_2$ sputtering process, high-energy Ar$^+$ ions bombard the SiO$_2$ target and knock off its molecules. First, the SiO$_2$ molecules have many dangling bonds. Second, these high-energy molecules to be deposited on the GaN wafer can break the GaN bonds, thus creating more dangling bonds. These dangling bonds of the Si or Ga ions should be the reason for the large $Q_m$ of the two N$_2$-annealed samples (NS-N2 and S-N2). However, through the NO annealing for the NS-NO and S-NO samples, sputtered SiO$_2$ can also achieve low oxide-charge density. which should be due to the N and O decomposed from NO forming bonds with the Si or Ga ions.

**Border traps.**— Oxide traps close to the interface which can communicate with the semiconductor are called border traps, whose density ($Q_{bt}$) can be calculated by the following formula

$$Q_{bt} = C_v \Delta V_{th} / (\epsilon \times d)$$

[6]

$\Delta V_{th}$ is the hysteresis at flatband between opposite sweeping directions of gate voltage; $d$ is the distance in the oxide above the GaN surface ($\sim 30$ Å). The hysteresis is due to the difference in gate biases at which electrons fill the traps and escape from the traps, or the difference between the capture and emission times of the border traps. In Table I, it can be seen that after the NO annealing, the border traps are reduced for both the NS-NO and S-NO samples. The NS-NO sample achieved the lowest border-trap density of $1.2 \times 10^{12}$ cm$^{-3}$, which should be related to the decrease of oxide charges after the NO annealing, as mentioned in the previous section.

**Interface traps.**— Interface-trap density is calculated based on the HF C-V curve by using the Terman method. The interface traps follow the change in gate bias and cause a stretch-out of the HF C-V curve. The ideal capacitance is calculated by the following equation [7]

$$C_{i(k)} = \frac{C_i C_{ox}}{C_i + C_{ox}}$$

[7]

where surface capacitance $C_i$ is

$$C_i = \frac{C_{i,k}}{\sqrt{2} \left[ - (v_i + 1) + \exp(v_i) + (v_i/N_d)^2 \exp(-v_i) \right]^{1/2}}$$

[8]

with carrier concentration $N_d$ given by

$$N_d = \frac{2}{q \epsilon_0 \epsilon_{GaN} \gamma A d (1/C_i') \sqrt{V}}$$

[9]

As Fig. 3 shows, $N_d$ is fitted for the gate voltage ranging from -15.2 to -16.3 V based on the measured HF C-V curves of the S-N2 sample. A fitting error is probably due to the nonuniformity of doping concentration or the interface traps. In order to compare the interface quality of different samples, the same $N_d(1.1 \times 10^{17}$ cm$^{-3}$) is used in all calculations. Figure 2a and b shows the difference between the ideal and measured C-V curves. The ideal curves are shifted along the x-axis because the interface-state density is not related to the shift of flatband voltage but only the shape.

**Table I.** Electrical and physical parameters of the GaN MIS capacitors extracted from the high-frequency C-V curves.

<table>
<thead>
<tr>
<th>Sample</th>
<th>NS-N2</th>
<th>NS-NO</th>
<th>S-N2</th>
<th>S-NO</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_m$ (Å)</td>
<td>379</td>
<td>381</td>
<td>380</td>
<td>390</td>
</tr>
<tr>
<td>$V_m$ (V)</td>
<td>-13.4</td>
<td>-1.6</td>
<td>-14.4</td>
<td>-0.21</td>
</tr>
<tr>
<td>$Q_m$ ($\times 10^{10}$ cm$^{-2}$)</td>
<td>77.2</td>
<td>95</td>
<td>85.0</td>
<td>1.8</td>
</tr>
<tr>
<td>$\phi_{Al,GaN}$ (V)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$E_c$ (eV)</td>
<td>0.4</td>
<td>0.4</td>
<td>0.4</td>
<td>0.4</td>
</tr>
<tr>
<td>$E_g$ (cm$^{-2}$)</td>
<td>3.0</td>
<td>3.0</td>
<td>3.0</td>
<td>3.0</td>
</tr>
<tr>
<td>$Q_{bt}$ (cm$^{-3}$)</td>
<td>2.6</td>
<td>1.2</td>
<td>2.7</td>
<td>2.0</td>
</tr>
<tr>
<td>$J_{sec}$ (mA/cm$^2$)</td>
<td>0.65</td>
<td>1.2</td>
<td>1.2</td>
<td>1.2</td>
</tr>
<tr>
<td>$E_{BD}$ (MV/cm)</td>
<td>4.9</td>
<td>0.23</td>
<td>0.93</td>
<td>1.79</td>
</tr>
</tbody>
</table>
of the curve. The S-N2 sample has the smallest stretch-out from the ideal curve, indicating least interface traps among all the samples. The interface-trap distribution from 0.1 to 0.8 eV below the conduction band is shown in Fig. 4. Obviously, although the deep-level traps close to the midgap are hardly affected by thermally growing a Ga nitride interlayer or annealing in NO, the shallow traps close to the conduction band can be greatly suppressed. However, for the stacked sample annealed in NO, the shallow traps increase, probably due to excessive accumulation of nitrogen at the interface. Specifically, Table I shows that at 0.4 eV below the conduction band edge, the S-N2 sample achieves a low interface-trap density of $5.9 \times 10^{10}$ cm$^{-2}$, followed by the NS-NO sample with $6.3 \times 10^{11}$ cm$^{-2}$, $1.2 \times 10^{12}$ cm$^{-2}$ for the NS-N2 sample, and $1.6 \times 10^{12}$ cm$^{-2}$ for the S-NO sample. The relatively high interface-trap density of the NS-N2 sample should be related to sputtering-induced damage of crystalline structure and large amount of dangling bonds formed at the interface. The S-N2 sample has fewer interface traps, possibly due to the formation of a GaN$_{x}$N$_{1-x}$ interlayer through oxidation before the sputtering deposition. This interlayer can work as a buffer layer to reduce the damage of the GaN surface caused by the ensuing sputtering. Moreover, because GaO has higher binding energy than GaN$_{x}$N$_{1-x}$, the GaN$_{x}$N$_{1-x}$ interlayer is more resistant to high-energy bombardment, thus forming a more passivated interface. The NO annealing has different effects on the stacked and nonstacked samples. For the nonstacked sample (NS-NO), it presents improved interface quality, which should be due to the N or O decomposed from NO forming bonds with the dangling bonds of the Ga or Si ions at the interface, and thus results in a much smoother interface.

However, after the stacked sample is annealed in NO (S-NO), the interface traps increase significantly, implying that too many nitrogen and oxygen atoms (decomposed from NO) piling up at the interface could also introduce traps and deteriorate the performance of devices. It is believed that by reducing the NO concentration in annealing, shortening annealing time, or lowering annealing temperature, the Si$_2$O$_3$/Ga$_2$O$_3$/Ga$_N$ system annealed in NO could achieve fewer oxide charges as well as fewer interface traps.

Breakdown field ($E_{bd}$) and leakage current.—Figure 5 shows the current vs electric-field ($I$-$E$) characteristic. The electric field is estimated by using the total equivalent thickness calculated from $C_m$, with an error of about 5% due to the interlayer in the samples. The NS-N2 sample has the best $I$-$E$ characteristic and lowest leakage current through the gate dielectric. The $E_{bd}$ of the NS-N2 sample is as high as 4.9 MV/cm ($I_{leakage} = 0.65 \mu A/cm^2$), followed by 1.79 MV/cm ($I_{leakage} = 1 \mu A/cm^2$) for the S-NO sample, 0.93 MV/cm ($I_{leakage} = 1.2 \mu A/cm^2$) for the S-N2 sample, and 0.23 MV/cm ($I_{leakage} = 1 \mu A/cm^2$) for the NS-NO sample. After annealing in NO, the leakage current of the NS-N2 sample increased significantly due to a large amount of Ga outdiffused into the dielectric. However, for the sample with GaN$_{x}$N$_{1-x}$ interlayer, improved $I$-$E$ characteristic was achieved by annealing in NO (the S-NO sample vs the NS-N2 sample), which should be related to reduced oxide charges and defects in the dielectric. Compared with the nonstacked sample NS-N2, the stacked sample S-N2 presents degraded $I$-$E$ characteristic, which should be due to the negative effects of the thermally grown GaN$_{x}$N$_{1-x}$ interlayer. Stacked and nonstacked samples with thicker SiO$_2$ were also fabricated by sputtering. In Fig. 4, the 90-NS-N2 sample means 90 nm SiO$_2$ was deposited on GaN, while the 90-S-N2 sample had 90 nm SiO$_2$ deposited on the same GaN$_N$/Ga$_N$ structure used earlier. Both samples were annealed in nitrogen at 800°C for 1 h after the SiO$_2$ deposition. When the thickness of the SiO$_2$ dielectric was increased to 90 nm, the negative effects brought by the GaN$_{x}$N$_{1-x}$ interlayer could be suppressed, resulting in little difference in the breakdown and leakage characteristics between the samples with or without the interlayer.

Figure 6 depicts the energy-band diagram for a GaN MIS capacitor with a positive gate bias, and the interlayer is simplified as Ga$_2$O$_3$ with a smaller conduction-band offset ($\Delta E_c = 0.9$ eV) than SiO$_2$ ($\Delta E_c = 2.3$ eV). For very thin interlayer, electrons can directly tunnel through it to the Ga$_2$O$_3$/SiO$_2$ interface. For thicker interlayer, the Fowler-Nordheim (FN) tunneling and thermionic emission dominate, and make the electrons jump to the conduction band of the Ga$_2$O$_3$ interlayer. Under the same electric field in the SiO$_2$ layer, the electrons at the Ga$_2$O$_3$/SiO$_2$ interface have the highest barrier of 2.3 eV to overcome (Fig. 6a); the electrons after direct
tunneling through the Ga2O3 interlayer see a lower barrier of 1.4 eV (solid arrow in Fig. 6b); and the electrons after FN tunneling through the Ga2O3 interlayer face the lowest barrier of less than 1.4 eV (dotted arrow in Fig. 6b). Consequently, we can deduce that the thinner the interlayer, the lower the leakage current because the existence of the interlayer lowers the barrier. For the NS-N2 sample, it should have the thinnest interlayer, which makes the dielectric conduction mechanism mainly decided by the SiO2 layer. The NS-NO sample has Ga ions outdiffused into the SiO2 layer to produce a thicker interlayer (see Fig. 1), and the resulting lower barrier leads to an increase of leakage current. If the SiO2 thickness increases, the SiO2 layer dominates the conduction mechanism, and thus the electrons will find it harder to go through the SiO2 layer by the thermionic emission or FN tunneling. Therefore, we can conclude that by decreasing the interlayer thickness or increasing the SiO2 thickness, the leakage current can be effectively reduced, which can be well supported by our experimental results.

Therefore, it is expected that through optimizing the thicknesses of SiO2 and Ga2O3, low oxide-charge density, good interface quality, and high breakdown field could be simultaneously achieved.

Conclusions

NO annealing was applied on both SiO2/GaN and SiO2/GaN/GaN MIS structures and turned out to effectively reduce fixed oxide charges by about one order. Nitrogen and oxygen atoms (decomposed from NO) forming bonds with the dangling Si or Ga in the gate dielectric was the main reason for the reduction of positive oxide charges. The NO annealing was also shown to suppress the border traps for the same reason. A very thin Ga2O3 interlayer formed by thermal oxidation can improve the interface quality and achieve a low interface-trap density $D_{it}$ of $5.9 \times 10^{10}$ cm$^{-2}$ after the NO annealing. $D_{it}$ of the SiO2/GaN capacitor was reduced by about half due to the formation of a Ga2O3 layer by the chemical reaction between GaN and NO. The $D_{it}$ of the SiO2/GaN/GaN structure increased after the NO annealing, implying that too many nitrogen and oxygen atoms (decomposed from NO) piling up at the interface could have deteriorated the interface quality. According to the breakdown field $E_{bd}$ and leakage current characteristics, SiO2/GaN capacitor annealed in nitrogen achieved the highest $E_{bd}$ and lowest leakage current. After the NO annealing, $E_{bd}$ was degraded for the sample without the Ga2O3 interlayer, but improved for the sample with the interlayer. SIMS results reveal that the opposite phenomenon should be due to the formation of SiGaON glass throughout the SiO2 dielectric in the former, and the blocking of Ga out-diffusion by the interlayer in the latter. After increasing the SiO2 thickness to 90 nm, the differences in $E_{bd}$ and leakage characteristics between the stacked and non-stacked samples were negligible. Therefore, it should be possible that interface quality, oxide charges, and $E_{bd}$ could be all improved through optimizing the SiO2 thickness and NO-annealing conditions.

Acknowledgment

This work is supported by the RGC of HKSAR, China (project no. HKU 7163/03E). The authors wish to acknowledge K.M. Lau for providing the GaN wafers.

University of Hong Kong assisted in meeting the publication costs of this article.

References