<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>Influence of backsurface argon bombardment on SiO2-Si interface characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Lai, PT; Huang, MQ; Zeng, X; Zeng, SH; Li, GQ</td>
</tr>
<tr>
<td><strong>Citation</strong></td>
<td>Applied Physics Letters, 1996, v. 68 n. 19, p. 2687-2689</td>
</tr>
<tr>
<td><strong>Issued Date</strong></td>
<td>1996</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10722/42104">http://hdl.handle.net/10722/42104</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>Applied Physics Letters. Copyright © American Institute of Physics.; This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.</td>
</tr>
</tbody>
</table>
Influence of backsurface argon bombardment on SiO$_2$–Si interface characteristics

P. T. Lai$^a$

Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong

M. Q. Huang

Department of Applied Physics, South China University of Technology, People's Republic of China

X. Zeng

Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong

S. H. Zeng and G. Q. Li

Department of Applied Physics, South China University of Technology, People's Republic of China

(Received 16 January 1996; accepted for publication 27 February 1996)

A low-energy (550 eV) argon-ion beam was used to directly bombard the backsurface of polysilicon-gate metal-oxide-semiconductor (MOS) capacitors after the completion of all conventional processing steps. The interface characteristics of the MOS capacitors were investigated. The results show that, as the bombardment dose increases, the active dopant concentration near the oxide-semiconductor interface gets higher; maximum midgap energy increases; and interface-state density becomes lower. This simple technique is compatible with existing integrated-circuit processing, and can easily improve the interface characteristics, and therefore the electrical characteristics of MOS devices. © 1996 American Institute of Physics.

The recent and future trends in very-large-scale integration (VLSI) and ultra-large-scale integration (ULSI) are characterized by an ever-increasing exposure of devices to ion and other high-energy particle beams$^1$ because ion implantation, ion-assisted etching, and deposition are presently essential processing steps. Emerging applications include ion-beam lithography and ion-beam annealing. It has become apparent that these processes introduce lattice-damage layer$^{1-3}$ and/or electronic trapping centers at SiO$_2$–Si interface (including positive charge, neutral electron traps, and interface states).$^{4-8}$ It is well known that the performance and reliability of MOS devices are very sensitive to ion-beam damage, especially in the SiO$_2$ layer and the SiO$_2$–Si interface.$^9$ Studies of ion beam in the past focused on how it affects the electronic properties of the SiO$_2$ layer, SiO$_2$–Si interface, and/or Si surface. This letter, however, investigates the effects of intentional ion-beam bombardment at the back of the devices on these properties.

MOS capacitors (100×100 $\mu$m$^2$) used in this work were fabricated next to $n$-channel MOS field-effect transistors on 8–10 $\Omega$ cm $p$-type (100)-oriented silicon wafers by a conventional four-mask polycrystalline-silicon gate self-aligned MOS process. A 200-$\AA$ gate oxide was thermally grown by argon-diluted dry oxidation at 950 °C. A channel implantation with a boron dose of $2\times10^{12}$ cm$^{-2}$ at 25 keV was performed. A low-pressure chemical-vapor-deposition (LPCVD) polycrystalline-silicon gate of 400 nm was deposited and doped with phosphorus. The drain and source regions of the transistors were formed by self-aligned arsenic implant and anneal. After completing all these normal processing steps, the wafers were put into a vacuum chamber and a low-energy (550 eV) Ar$^+$ beam with 0.5 mA/cm$^2$ intensity was applied to directly bombard the backsurface of the wafers at room temperature under a vacuum of 3.2 mPa. Four different bombardment durations 0, 15, 30, and 45 min, were performed. The corresponding bombardment doses are 0, 2.8×$10^{18}$, 5.6×$10^{18}$, and 8.4×$10^{18}$ cm$^{-2}$, and the samples are denoted as OX0, OX15, OX30, and OX45, respectively. Subsequently, a layer of aluminum was evaporated on the back of the wafer and the devices were then annealed in nitrogen at 450 °C for 20 min.

Bias-temperature $C$–$V$ measurements were also performed on the capacitors to estimate the mobile-ion level in the gate oxide. After biasing at 4 MV/cm for 15 min at 150 °C, mobile-ion contamination was found to be negligible for the gate oxide. Interface characteristics were determined by high-frequency and quasistatic $C$–$V$ measurements on the MOS capacitors. All the measurements were carried out in a light proof and electrically shielded probe station.

Figure 1 shows a typical set of high-frequency and quasistatic $C$–$V$ curves measured at room temperature for the MOS capacitors before and after backsurface Ar$^+$ beam bombardment. As can be seen from this figure, a displacement of the $C$–$V$ curve occurs after the bombardment. This shift can be translated to a decrease in the fixed oxide charge density of the MOS capacitors from 5.1×$10^{10}$ cm$^{-2}$ (OX0) to 2.4×$10^{10}$ cm$^{-2}$ (OX45) as the bombardment proceeds.

The changes of the $C$–$V$ curve and the parameters for the MOS capacitors have to be related to the change of SiO$_2$–Si interface characteristics because there is no change in the structure of the MOS capacitors. In order to look into the causes of the change of the SiO$_2$–Si interface characteristics, the channel dopant profile near the interface was measured and is given in Fig. 2. Two features in Fig. 2 are worth noting. First, the active dopant concentration close to the silicon surface increases by a factor of about 5 after the back-
surface ion bombardment. Second, the channel implant extends slightly deeper into the wafer after the bombardment. For an implant energy of 25 keV and a dose of $2 \times 10^{12} \text{ cm}^{-2}$ as in our experiments, the projected range $R_p$ of boron ion is 0.084 $\mu$m and the standard deviation $\Delta R_p$ is 0.032 $\mu$m. The corresponding average concentration is about $2.5 \times 10^{17} \text{ cm}^{-3}$. As can be seen from Fig. 2, the average concentration measured from the $C-V$ curve is $1.5 \times 10^{17} \text{ cm}^{-3}$ and the depth of the channel implant is 0.082 $\mu$m for the sample OX0. It is obvious that the profiles of the channel implant obtained from calculation and measurement are in good agreement. The increase in dopant concentration near the silicon surface could be due to two factors. First, the backsurface ion bombardment could relieve the stress at the interface, thus activating more dopants. Second, the bombardment could also produce a heating or annealing effect on the channel implant. This annealing may be further supported by the fact that the channel implant is slightly deepened after the bombardment.

Figure 3 shows the midgap energy $E_{MG}$ versus gate voltage $V_G$ of the MOS capacitors before and after the backsurface ion bombardment. The maximum and minimum of the midgap energy get farther apart as the bombardment continues, with their separation increased by about 40% for the sample OX45. The increase of the maximum midgap energy indicates that the Fermi level $E_F$ of the wafer increases due to the increase of active dopant concentration near the silicon surface as shown in Fig. 2. The interface-state density $D_{it}$ of the MOS capacitors before and after the backsurface ion bombardment is given in Fig. 4. It is quite evident that, with an increase of bombardment dose (time), the interface-state density decreases on one hand while the maximum midgap energy increases on the other hand. One possible explanation is that the bombardment could create a lattice-damaged layer at the back of the wafer which then induces some stress at the surface of the wafer, partially compensating the original interface stress created by processing steps. This reduced stress could be translated to higher mobility for the charge carriers in MOS transistors.

In summary, backsurface Ar$^+$ bombardment can change the interface characteristics of the MOS capacitor. As bombardment dose increases, surface dopant concentration of silicon wafer increases, maximum midgap energy gets larger,
and interface-state density decreases. This simple technique which is compatible with existing integrated-circuit processing, can readily improve the performance of MOS devices.\textsuperscript{12}

It is hoped that by varying the energy, dose, or type of ions, even better results could be obtained.

The authors would like to thank C. L. Chan and H. H. Ng for their technical support in the Microelectronics Laboratory. This work was partially supported by RGC Research Grant, Hong Kong, and the Li Ka Shing Scholarship Foundation, University of Hong Kong, Hong Kong.