

Improved interfacial and electrical properties of Ge MOS capacitor by using TaON/LaON dual passivation interlayer

Z. X. Cheng,¹ J. P. Xu,^{1,a)} L. Liu,¹ Y. Huang,¹ P. T. Lai,^{2,a)} and W. M. Tang³

¹School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China

²Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam Road, Pokfulam, Hong Kong

³Department of Applied Physics, The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong

(Received 10 May 2016; accepted 2 July 2016; published online 15 July 2016)

The effects of TaON/LaON dual passivation interlayer on the interfacial and electrical properties of Ge metal-oxide-semiconductor (MOS) capacitor with HfO₂ gate dielectric are investigated. As compared to its counterpart with only LaON as passivation interlayer, the formation of HfGeO_x and LaHfO_x, which would degrade the interfacial quality, is effectively suppressed due to the strong blocking role of the TaON barrier layer against Hf diffusion. As a result, excellent interfacial and electrical properties are achieved for the Ge MOS device with the TaON/LaON dual passivation interlayer: high k value (20.9), low interface-state density ($5.32 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$) and oxide-charge density ($-3.90 \times 10^{12} \text{ cm}^{-2}$), low gate leakage current density ($1.77 \times 10^{-4} \text{ A/cm}^2$ at $V_g = V_{fb} + 1 \text{ V}$), and high reliability under high-field stress. *Published by AIP Publishing.*
<http://dx.doi.org/10.1063/1.4958837>

High-mobility germanium metal-oxide-semiconductor field-effect transistors (MOSFETs) with high permittivity (high- k) dielectrics have been extensively investigated to further improve the scaled CMOS technology.¹ As the most promising high- k gate dielectric for Si-based MOSFETs, HfO₂-based dielectrics have been used in state-of-the-art integrated circuits since the 45-nm technology node² due to its high k value (~ 25), relatively large bandgap ($\sim 5.8 \text{ eV}$) and good thermal stability with the Si substrate.³ However, when HfO₂ was deposited on the Ge substrate directly, unstable GeO_x was parasitically grown.⁴ Moreover, defective HfGeO_x was formed due to the intermixing between the Ge substrate and HfO₂ dielectric,^{5,6} and so severely degraded the quality of the HfO₂/Ge interface and thus the electrical properties of the device. On the contrary, La₂O₃ could react strongly with the Ge substrate to form a stable germanate layer for suppressing the formation of GeO_x and out-diffusion of Ge, thus creating a superior interface with the Ge substrate.^{7–9} This was attributed to the fact that the fourfold-coordinated La in the germanate produced a defect-free interface with Ge, but the fivefold-coordinated Hf in HfGeO_x could result in many interface states.¹⁰ In other words, LaGeO_x/Ge can have similar interface quality as GeO₂/Ge and also avoid the disadvantages of GeO₂ (water solubility and thermal instability).¹¹ As a result, LaGeO_x could be a promising passivation interlayer for the Ge substrate. Moreover, N incorporation into La₂O₃ could further suppress the Ge diffusion and improve the interfacial property.^{8,12} However, when La₂O₃ was used as passivation interlayer followed by deposition of HfO₂ dielectric, Hf still could diffuse into the La₂O₃ interlayer and thus reduce the effect of passivation.^{13,14} To solve this problem, a TaON barrier layer, which is effective in suppressing the diffusions of

Ge and Hf,^{15,16} is inserted between the LaON passivation interlayer and HfO₂ gate dielectric in this work. As a result, excellent interfacial and electrical properties are obtained by the HfO₂/(TaON/LaON) gate stack with TaON/LaON as a dual passivation interlayer.

Germanium MOS capacitors were fabricated on n-type (100) Ge substrates with a resistivity of 0.02–0.1 $\Omega \text{ cm}$. Prior to the dielectric stack formation, the Ge surface was cleaned in trichloroethylene, acetone, and ethanol in sequence, and finally rinsed in de-ionized water followed by 30-s diluted high-frequency HF (1:50) dipping for several cycles to remove the native oxide. After drying by N₂ gas, the wafers were immediately transferred to a sputtering chamber. The stacked gate dielectric of HfO₂/TaON/LaON (denoted as TaON/LaON sample) was formed through successively depositing 1-nm LaON by sputtering of a La₂O₃ target in Ar + N₂, 1-nm TaN by sputtering of a Ta target in Ar + N₂, and 6-nm HfO₂ by sputtering of a HfO₂ target in Ar ambient. For comparison, 6-nm HfO₂/2-nm LaON stacked gate dielectric (denoted as LaON sample) and 8-nm HfO₂ gate dielectric (denoted as control sample) were also fabricated using the corresponding sputtering conditions above. Then, a post-deposition annealing (PDA) was carried out in N₂ (500 sccm) + O₂ (50 sccm) ambient at 500 °C for 5 min to convert TaN to TaON and reduce the oxygen vacancy in HfO₂. Al was evaporated and patterned by lithography as gate electrode with an area of $7.85 \times 10^{-5} \text{ cm}^2$, followed by a forming-gas (5% H₂ + 95% N₂) annealing at 300 °C for 20 min to reduce its contact resistance.

High-frequency (HF) capacitance-voltage (C - V) and gate leakage current density versus gate voltage (J_g - V_g) characteristics of the samples were measured by HP4284A precision LCR meter and HP4156A semiconductor parameter analyzer, respectively. High-field stress by HP4156A was applied to the gate stack to examine the device reliability in the terms of gate-current increase and flatband-voltage shift.

^{a)}Authors to whom correspondence should be addressed. Electronic addresses: jpxu@hust.edu.cn and laip@eee.hku.hk

X-ray photoelectron spectroscopy (XPS) was used to investigate the chemical states and interfacial quality of the high- k /Ge interface. All electrical measurements were carried out under a light-tight and electrically shielded condition at room temperature.

Fig. 1 shows the typical HF (1-MHz) C - V curves of the three samples. Obviously, the control sample without interface passivation layer (IPL) exhibits poor C - V behavior with the largest stretch out and even distortion in the weak inversion region, indicating poor interfacial quality caused by parasitically grown GeO_x and defective HfGeO_x . The formation of low- k GeO_x ($k \sim 5$) also results in a reduction of accumulation capacitance.^{17,18} With a LaON IPL inserted between the HfO_2 gate dielectric and Ge substrate (for the LaON sample), much less stretch out is observed and also the distortion in the weak inversion region is eliminated, implying much better interfacial quality than the control sample. This is because the LaON IPL can react with the Ge substrate to form a stable germanate interlayer, which can block the Ge out-diffusion and O in-diffusion,^{8,12} resulting in a superior interfacial quality. Moreover, the accumulation capacitance (C_{ox}) of the LaON sample is increased due to the suppression of GeO_x and relatively high k value of LaGeO_xN_y (~ 12).¹⁹ The TaON/LaON sample has an even steeper transition from depletion to accumulation than the LaON sample, implying the best interfacial quality among the samples. This is attributed to the barrier role of the TaON layer against the in-diffusion of Hf to avoid the degradation of the LaGeO_xN_y IPL, which together with the high k value of TaON (~ 26),²⁰ contribute to the larger C_{ox} of the TaON/LaON sample than that of the LaON sample. The barrier role of the TaON layer will be discussed in detail by XPS analysis below.

The capacitance equivalent thickness (CET) and interface-state density near midgap (D_{it}) extracted from the HF C - V curve by the Terman's method for the purpose of comparison are listed in Table I. Obviously, the TaON/LaON sample exhibits the smallest CET and D_{it} . The effective k value of the LaON/TaON sample calculated by $k_{\text{die}} = \epsilon_{\text{SiO}_2} \times t_{\text{die}} / \text{CET}$ is 20.9, where ϵ_{SiO_2} is the relative permittivity of SiO_2 and t_{die} is the physical thickness of the dielectric. The flat-band voltage (V_{fb}) and the corresponding equivalent oxide-charge density [$Q_{\text{ox}} = -C_{\text{ox}} \times (V_{\text{fb}} - \phi_{\text{ms}}) / q$, $\phi_{\text{ms}} =$ work function difference between the Al gate and




FIG. 1. HF (1-MHz) C - V curve of the samples.

TABLE I. Electrical and physical parameters of the samples extracted from their HF C - V curves.

Sample	C_{ox} ($\mu\text{F}/\text{cm}^{-2}$)	CET (nm)	k_{die}	V_{fb}	Q_{ox} (cm^{-2})	D_{it} ($\text{eV}^{-1}\text{cm}^{-2}$)
HfO_2	1.82	1.90	16.4	0.55	-5.98×10^{12}	7.43×10^{12}
LaON	2.18	1.59	19.6	0.36	-4.83×10^{12}	8.02×10^{11}
LaON/TaON	2.32	1.49	20.9	0.25	-3.90×10^{12}	5.32×10^{11}

Ge substrate] are also listed in Table I. The negative Q_{ox} should be mainly due to the defects induced by Ge atom trapped at the oxygen vacancy of HfO_2 , resulting from the intermixing between HfO_2 and Ge.²¹ The smallest Q_{ox} of the TaON/LaON sample further supports the effective blocking role of the TaON/LaON dual IPL against the diffusions of Ge, O, and Hf. Frequency dispersion in the C - V curve of these samples is shown in Fig. 2 to further illustrate their interfacial quality. The dispersive behavior of C - V curve from depletion to accumulation and from weak to strong inversion is attributed to the interface traps near the Ge valance band and conduction band, respectively.²² Large frequency dispersion in the two regions is observed in Fig. 2(a), indicating a large D_{it} for the control sample. However, the two samples with IPL have greatly suppressed frequency dispersion, with the TaON/LaON sample in Fig. 2(c) exhibiting the smallest dispersion in both regions, thus suggesting the smallest D_{it} and best interfacial quality.

The typical gate-leakage properties of the samples before and after a high-field stress (at 7 MV/cm for 3600 s) are shown in Fig. 3. The control sample without IPL exhibits quite large gate leakage current density (J_{g}) even before stress (1.12×10^{-2} A/cm² at $V_{\text{g}} = V_{\text{fb}} + 1$ V). This is due to the poor interfacial quality and large Q_{ox} in the gate dielectric, resulting from the inter-diffusions of Ge, O, and Hf, and thus the formation of unstable GeO_x and defective HfGeO_x , as mentioned earlier. Moreover, the reduction of conduction-band offset between HfO_2 and Ge caused by GeO_x might further increase the gate leakage current.²³ With the use of the LaON IPL or LaON/TaON dual IPL, the pre-stress gate leakage current is greatly reduced (3.63×10^{-4} A/cm² and 1.77×10^{-4} A/cm² at $V_{\text{g}} = V_{\text{fb}} + 1$ V for the LaON and LaON/TaON samples, respectively). As expected, the LaON/TaON sample achieves the smallest gate leakage current due to the more effective blocking of TaON against Hf, O and Ge diffusions and better interfacial quality than the LaON sample. After the high-field stress, the LaON/TaON sample displays the best reliability with the smallest J_{g} increase and V_{fb} shift, based on the same reasons mentioned above.

In order to further analyze the effects of the LaON and TaON/LaON interlayers on the interfacial quality between the high- k stack and Ge substrate, the composition and chemical states near the interface are investigated by XPS analysis. The energy scale of the three samples is calibrated by fixing the Ge $3d$ peak of the Ge substrate at a binding energy (BE) of 28.8 eV to eliminate the charging effect on the samples. Because of a strong overlap between the Ge $3d$ peak and Hf or Ta peak,^{4,24} the Ge $2p_{3/2}$ core level spectrum of the samples is used, as shown in Fig. 4. For comparison, a sample with only LaON on Ge substrate is fabricated




FIG. 2. Frequency dispersion of C - V curve: (a) control sample, (b) LaON sample, and (c) TaON/LaON sample.

(denoted as LaON/Ge sample) and its Ge $2p_{3/2}$ core level spectrum is shown in Fig. 4(d). For the control sample without IPL, a peak with a BE of 1218.1 eV is observed in Fig. 4(a), which is attributed to GeO_x ,²⁵ as confirmed by a peak at ~ 532 eV in the O $1s$ core level spectrum in the inset of Fig. 4(a), attributed to O-Ge bond.²⁶ However, this peak does not occur for the LaON and TaON/LaON samples, indicating the effective suppression of GeO_x growth by the stable LaGeO_xN_y IPL.

The peak with a BE of 1219.3 eV in Fig. 4(a) is attributed to HfGeO_x , which is formed by the reaction between the HfO_2 gate dielectric and Ge substrate during the 500 °C PDA.²³ For the LaON/Ge sample in Fig. 4(d), a stable LaGeO_xN_y interlayer is formed, and correspondingly, a peak with a BE of 1218.9 eV is observed, located at a lower BE than the HfGeO_x peak in Fig. 4(a). This is because enhanced charge transfer occurs from La atom to La-O-Ge than from Hf atom to Hf-O-Ge due to the lower electronegativity of La (1.1) than Hf (1.3), leading to a smaller BE for La-O-Ge.²³ For the LaON sample in Fig. 4(b), the germanate peak shifts to somewhere between the peaks of HfGeO_x [Fig. 4(a)] and pure LaGeO_xN_y [Fig. 4(d)], implying the formation of an interlayer with both LaGeO_xN_y and HfGeO_x due to the diffusion of Hf into the LaGeO_xN_y interlayer. However, for

the TaON/LaON sample in Fig. 4(c), the germanate peak is located at the same BE as that of the LaON/Ge sample in Fig. 4(d), indicating the formation of a pure LaGeO_xN_y interlayer without Hf incorporation. This is obviously attributed to the fact that the TaON barrier layer can effectively block the Hf diffusion and thus suppress the formation of HfGeO_x .

To further investigate the role of the TaON barrier layer, the Hf $4f$ and La $3d$ core level spectra of the LaON and TaON/LaON samples are shown in Figs. 5 and 6,




FIG. 3. J_g vs. V_g characteristics of the samples before and after a high-field stress at 7 MV/cm for 3600 s. The inset shows the ΔV_{fb} after the stress.




FIG. 4. Ge $2p_{3/2}$ XPS core level spectrum: (a) control sample, (b) LaON sample, (c) TaON/LaON sample, and (d) LaON/Ge sample. The inset shows the O $1s$ XPS core level spectrum of the control sample.




FIG. 5. Hf 4f XPS core level spectrum: (a) LaON sample and (b) TaON/LaON sample.

respectively. The Hf 4f spectrum of the TaON/LaON sample in Fig. 5(b) can be deconvoluted to two different components as $4f_{7/2}$ at 17.1 eV and $4f_{5/2}$ at 18.8 eV, with a spin-orbital splitting of 1.7 eV. This can be assigned as the pure HfO_2 .²⁷ For the LaON sample without the TaON barrier in Fig. 5(a), an obvious negative shift (0.61 eV) of the Hf 4f spectrum is observed due to the diffusion of Hf and thus the formation of LaHfO_x .¹⁴ A peak of 834.8 eV in the La 3d spectrum of Fig. 6(b) for the TaON/LaON sample is attributed to the La-O-Ge bond, which is at a higher energy level than La-O-La (~ 834 eV).¹⁴ Owing to the lower electronegativity of Hf (1.1) than Ge (2.01), the BE of the La-O-Hf peak is smaller than that of La-O-Ge. So, another evidence for the Hf diffusion and LaHfO_x formation in the LaON sample is the negative shift of the La 3d spectrum in Fig. 6(a) relative to that in Fig. 6(b). All of these results demonstrate that the TaON interlayer can indeed play a significant role in suppressing the Hf diffusion to avoid the undesirable formations of LaHfO_x and HfGeO_x . Based on the fact that Hf-Ta binary compound cannot be formed,²⁸ the barrier effect of TaON against the Hf diffusion is probably similar to that of TaN_x against Cu diffusion (Ta forms virtually no solid solution




FIG. 6. La 3d XPS core level spectrum: (a) LaON sample and (b) TaON/LaON sample.

with Cu and exhibits small self-diffusion coefficient).²⁹ This is why the TaON/LaON sample exhibits better interfacial quality and thus electrical properties than the LaON sample.

In summary, the Ge surface can be well passivated by using a TaON/LaON dual interlayer to improve the interfacial quality and electrical properties of Ge MOS device with HfO_2 gate dielectric. Although the sample with LaON IPL can suppress the growth of defective GeO_x and HfGeO_x by forming a stable LaGeO_xN_y interlayer, Hf diffusion into the LaGeO_xN_y interlayer can still form HfGeO_x and LaHfO_x to degrade the interfacial quality. This problem can be satisfactorily solved by using TaON/LaON as dual IPL due to the effective blocking capability of the TaON barrier layer against Hf diffusion, thus leading to better interfacial quality and electrical properties: large k value (20.9), low interface-state density ($5.32 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$) and oxide-charge density ($-3.90 \times 10^{12} \text{ cm}^{-2}$), small gate leakage current ($1.77 \times 10^{-4} \text{ A/cm}^2$ at $V_g = V_{fb} + 1 \text{ V}$), and good high-field reliability. Therefore, the TaON/LaON dual interlayer is a promising passivation approach to obtain high-quality gate-dielectric/Ge interface and thus high-performance Ge MOS device.

This work was financially supported by the National Natural Science Foundation of China (Grant Nos. 61274112, 61176100, 61404055), the Hong Kong Polytechnic University (Project No. 1-ZVB1), and the University Development Fund (Nanotechnology Research Institute, 00600009) of the University of Hong Kong.

¹Y. Kamata, *Mater. Today* **11**, 30–38 (2008).

²K. Kuhn, C. Kenyon, and A. Kornfeld, *Intel Technol. J.* **12**, 93–109 (2008).

³N. Lu, H. J. Li, J. J. Peterson, and D. L. Kwong, *Appl. Phys. Lett.* **90**, 082911 (2007).

⁴H. Jung, I. Yu, H. K. Kim, S. Y. Lee, J. Lee, Y. Choi, Y. J. Chung, N. Lee, T. J. Park, J. Choi, and C. S. Hwang, *IEEE Trans. Electron Devices* **59**, 2350–2356 (2012).

⁵S. Van Elshocht, M. Caymax, T. Conard, S. De Gendt, I. Hoflijck, M. Houssa, B. De Jaeger, J. Van Steenberghe, M. Heyns, and M. Meuris, *Appl. Phys. Lett.* **88**, 141904 (2006).

⁶N. Lu, W. Bai, A. Ramirez, C. Mouli, A. Ritenour, M. L. Lee, D. Antoniadis, and D. L. Kwong, *Appl. Phys. Lett.* **87**, 051922 (2005).

⁷S. Abermann, C. Henkel, O. Bethge, G. Pozzovivo, P. Klang, and E. Bertagnolli, *Appl. Surf. Sci.* **256**, 5031–5034 (2010).

⁸H. X. Xu, J. P. Xu, C. X. Li, and P. T. Lai, *Appl. Phys. Lett.* **97**, 022903 (2010).

⁹C. X. Li and P. T. Lai, *Appl. Phys. Lett.* **95**, 022910 (2009).

¹⁰G. Mavrou, P. Tsipas, A. Sotiropoulos, S. Galata, Y. Panayiotatos, A. Dimoulas, C. Marchiori, and J. Fompeyrine, *Appl. Phys. Lett.* **93**, 212904 (2008).

¹¹A. Molle, S. Baldovino, M. Fanciulli, D. Tsoutsou, E. Golias, and A. Dimoulas, *J. Appl. Phys.* **110**, 084504 (2011).

¹²M. Lin, C. Lan, C. Chen, and J. Wu, *Appl. Phys. Lett.* **99**, 182105 (2011).

¹³G. Mavrou, S. Galata, P. Tsipas, A. Sotiropoulos, Y. Panayiotatos, A. Dimoulas, E. K. Evangelou, J. W. Seo, and C. Dieker, *J. Appl. Phys.* **103**, 014506 (2008).

¹⁴D. Tsoutsou, Y. Panayiotatos, and A. Sotiropoulos, *J. Appl. Phys.* **108**, 064115–064115-7 (2010).

¹⁵J. P. Xu, X. F. Zhang, C. X. Li, P. T. Lai, and C. L. Chan, *IEEE Electron Device Lett.* **29**, 1155–1158 (2008).

¹⁶F. Ji, J. P. Xu, P. T. Lai, C. X. Li, and J. G. Liu, *IEEE Electron Device Lett.* **32**, 122–124 (2011).

¹⁷R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, *Microelectron. Eng.* **88**, 1533–1536 (2011).

¹⁸S. N. A. Murad, P. T. Baine, D. W. McNeill, S. J. N. Mitchell, B. M. Armstrong, M. Modreanu, G. Hughes, and R. K. Chellappan, *Solid-State Electron.* **78**, 136–140 (2012).

- ¹⁹C. Andersson, C. Rossel, M. Sousa, D. J. Webb, C. Marchiori, D. Caimi, H. Siegwart, Y. Panayiotatos, A. Dimoulas, and J. Fompeyrine, *Microelectron. Eng.* **86**, 1635–1637 (2009).
- ²⁰L. S. Wang, J. P. Xu, S. Y. Zhu, Y. Huang, and P. T. Lai, *Appl. Phys. Lett.* **103**, 092901 (2013).
- ²¹Q. Sun, Y. Shi, L. Dong, H. Liu, S. Ding, and D. W. Zhang, *Appl. Phys. Lett.* **92**, 102908 (2008).
- ²²L. L. Zhang, H. L. Li, Y. Z. Guo, K. C. Tang, J. Woicik, J. Robertson, and P. C. McIntyre, *ACS Appl. Mater. Interfaces* **7**, 20499 (2015).
- ²³X. F. Li, X. J. Liu, Y. Q. Cao, A. D. Li, H. Li, and D. Wu, *Appl. Surf. Sci.* **264**, 783–786 (2013).
- ²⁴F. Ji, J. P. Xu, and Y. Huang, *IEEE Trans. Electron Devices* **61**, 3608–3612 (2014).
- ²⁵S. Shibayama, K. Kato, M. Sakashita, W. Takeuchi, N. Taoka, O. Nakatsuka, and S. Zaima, *Thin Solid Films* **557**, 282–287 (2014).
- ²⁶C. X. Li, C. H. Leung, P. T. Lai, and J. P. Xu, *Solid-State Electron.* **54**, 675–679 (2010).
- ²⁷R. Asahara, I. Hideshima, H. Oka, Y. Minoura, S. Ogawa, A. Yoshigoe, Y. Teraoka, T. Hosoi, T. Shimura, and H. Watanabe, *Appl. Phys. Lett.* **106**, 233503 (2015).
- ²⁸O. Levy, G. L. W. Hart, and S. Curtarolo, *Acta Mater.* **58**, 2887–2897 (2010).
- ²⁹H. Ono, T. Nakano, and T. Ohta, *Appl. Phys. Lett.* **64**, 1511 (1994).