<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>Improved Performance of Amorphous InGaZnO Thin-Film Transistor with Ta2O5 Gate Dielectric by using La Incorporation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Qian, LX; Liu, XZ; Han, CY; Lai, PT</td>
</tr>
<tr>
<td><strong>Citation</strong></td>
<td>IEEE Transactions on Device and Materials Reliability, 2014, v. 14, p. 1056-1060</td>
</tr>
<tr>
<td><strong>Issued Date</strong></td>
<td>2014</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10722/217027">http://hdl.handle.net/10722/217027</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.; ©2014 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.</td>
</tr>
</tbody>
</table>
Improved Performance of Amorphous InGaZnO Thin-Film Transistor With Ta$_2$O$_5$ Gate Dielectric by Using La Incorporation

L. X. Qian, X. Z. Liu, C. Y. Han, and P. T. Lai, Senior Member, IEEE

Abstract—In this paper, a comparative study of amorphous InGaZnO thin-film transistors with Ta$_2$O$_5$ and TaLaO gate dielectrics has been conducted. It is found that the electrical characteristics of thin-film transistors, including saturation carrier mobility, subthreshold swing, hysteresis, and on-off current ratio, of the transistor incorporating La in Ta$_2$O$_5$ gate dielectric, which is ascribed to the fact that La incorporation can enlarge the bandgap of Ta oxide and its conduction-band offset with InGaZnO and also reduce the trap densities in the gate dielectric and at the InGaZnO/gate-dielectric interface. As a result, the sample with higher La concentration in the gate dielectric presents superior electrical characteristics, e.g., a higher carrier mobility of 30.9 cm$^2$/V·s, a small subthreshold swing of 0.17 V/dec, and slight hysteresis. Moreover, low-frequency noise measurement and X-ray photoelectron spectrum further support that the improvements in electrical properties are due to reduced trap densities induced by the incorporation of La in the Ta$_2$O$_5$ gate dielectric.

Index Terms—Amorphous InGaZnO (a-IGZO), thin-film transistor (TFT), Ta$_2$O$_5$, TaLaO, high-k, carrier mobility, subthreshold swing.

I. INTRODUCTION

DURING the past few years, ZnO has attracted much attention as a channel material of thin-film transistors (TFTs) for the application in the field of flat-panel displays (FPDs) due to its superior properties including wide direct bandgap, high carrier mobility and transparency in the visible range [1], [2]. Nevertheless, it is very difficult to form amorphous or single-crystalline ZnO thin films, and in general a polycrystalline structure is obtained, resulting in grain-boundary defects. Accordingly, the uniformity of device performance at different locations across a single FPD can be deteriorated. In addition, the poor chemical durability of pure ZnO against acidic etchants is another drawback of this material, increasing the difficulty in fabrication [2]. Aiming to solve these problems, amorphous InGaZnO (a-IGZO) has been developed to replace ZnO as the channel material in TFTs [3], [4].

Recently, various high-k materials have been adopted as the gate dielectrics of a-IGZO TFTs in order to reduce their operating voltage. Among them, Ta$_2$O$_5$ has been regarded as one of the most promising candidates due to its high dielectric constant, large refractive index and excellent step coverage [5]. However, due to narrow band gap ($E_G$, $\sim$4.4 eV) and correspondingly small conduction-band offset ($\Delta E_C$, $\sim$1 eV on ZnO-based material), Ta$_2$O$_5$ gate dielectric has a small electron barrier height, which can induce large leakage current in Metal-Oxide-Semiconductor (MOS) devices [6], [7]. In addition, even though an equilibrium phase of Ta$_2$O$_5$ without metastable phases can be obtained, a complicated structure of Ta$_2$O$_5$ mixed with distorted TaO$_6$ octahedral and distorted TaO$_7$ pentagonal bi-pyramids still can yield many types of oxygen vacancies, resulting in a high density of defect states in the band gap [8]. Such defects in Ta$_2$O$_5$ gate dielectric can act as traps to increase the gate leakage current and thus degrade the electrical properties of MOS devices [9], [10].

It was reported that high-k La$_2$O$_3$ offers large values of $E_G$ ($\sim$6 eV) and $\Delta E_C$ ($\sim$3.1 eV on ZnO-based material), and thus has low leakage current as an insulator [11], [12]. In addition, it was reported the La incorporation could suppress the formation of oxygen vacancies in high-k dielectrics [13]. Accordingly, the effects of La incorporation in Ta$_2$O$_5$ gate dielectric on the electrical characteristics of a-IGZO TFTs are studied in this work. For better comparison, TaLaO dielectrics with two different La concentrations have been fabricated in addition to a control sample with pure Ta$_2$O$_5$ as gate dielectric.

II. EXPERIMENTAL DETAILS

Each sample was fabricated on a p-type (100) silicon wafer with a resistivity of 0.01 ~ 0.02 $\Omega$·cm which acts as both the substrate and gate electrode of a-IGZO TFTs. Firstly, the conventional RCA method was used to remove the organic and ionic contaminants on the substrate. Secondly, dielectric films with a thickness of $\sim$40 nm were deposited by means of a sputtering system under a radio-frequency (RF) power supply for a ceramic target of La$_2$O$_3$ and a direct-current (DC)
supplied for a metal target of Ta in a mixed ambient of Ar and O\textsubscript{2}. The RF power was set to be 0 W, 40 W and 50 W for samples A, B and C respectively while the DC supply is fixed at 0.04 A. Thirdly, an annealing treatment at 400 °C in an ambient of N\textsubscript{2} for 10 min with a gas flow rate of 500 ml/min followed in order to improve the quality of the dielectric films. Subsequently, all the samples received a deposition of a 60-nm a-IGZO active layer through RF sputtering from a ceramic source/drain electrodes, which were composed of 20-nm Ti and 80-nm Au deposited by means of electron-beam evaporation. Finally, all the samples were annealed in a forming-gas ambient. After that, a lift-off process was utilized to form the source/drain electrodes, which were composed of 20-nm Ti and 80-nm Au deposited by means of electron-beam evaporation. Finally, all the samples were annealed in a forming-gas ambient at 350 °C for 20 min so that the contact resistance of the source/drain electrodes was reduced. In addition, metal-insulator-semiconductor (MIS) capacitor was also prepared beside each sample in order to monitor the gate-oxide capacitance per unit area (C\textsubscript{ox}). For each TFT device, the channel width (W) and channel length (L) were 100 μm and 20 μm respectively, and all the processing steps except the annealings were conducted at room temperature.

The current-voltage (I–V) curve of the TFTs and the 1-MHz capacitance-voltage (C–V) characteristics of the capacitors were measured by a HP 4145B semiconductor parameter analyzer and a HP 4284A precision LCR meter, respectively. Furthermore, the low-frequency noise (LFN) of the TFTs was monitored by a Berkeley Technology Associates FET Noise Analyzer Model 9603 combined with a HP 35665A Dynamic Signal Analyzer. Besides, the physical thicknesses of Ta\textsubscript{2}O\textsubscript{5}, TaLaO and IGZO were measured by a multi-wavelength ellipsometer. All the measurements were conducted in a light-tight, electrically-shielded and room-temperature environment.

III. RESULTS AND DISCUSSIONS

Fig. 1 shows the X-ray photoelectron spectrum (XPS) of Ta 4f core level for the gate dielectrics of Ta\textsubscript{2}O\textsubscript{5} (in the sample A) and TaLaO (in the samples B, C). The XPS spectrum of Ta 4f for the gate dielectrics of Ta\textsubscript{2}O\textsubscript{5} (in the sample A) and TaLaO (in the samples B, C).

![Fig. 1](image1.png)

**Fig. 1.** XPS spectrum of Ta 4f for the gate dielectrics of Ta\textsubscript{2}O\textsubscript{5} (in the sample A) and TaLaO (in the samples B, C).

with an energy separation of 1.9 eV, indicating the equilibrium phase of fully oxidized stoichiometric Ta\textsubscript{2}O\textsubscript{5} [14]. The shift of Ta 4f double peaks (25.4 eV and 27.3 eV) of the TaLaO gate dielectric in both the samples B and C relative to the Ta\textsubscript{2}O\textsubscript{5} reference peaks of the sample A reveals the presence of La atoms in the TaLaO compound structure, with Ta-O bond replaced by Ta-O-La bond. In addition, according to the XPS results, the atomic ratio of La/(Ta + La) is 0%, 47.8% and 55.4% for the samples A, B, and C respectively. In addition, a continuous reduction of dielectric constant associated with increasing La concentration in the gate dielectric as listed in Table I was observed, which can be explained by the deterioration effect of the hygroscopicity of La-related oxide film on its dielectric constant [15].

![Fig. 2](image2.png)

**Fig. 2.** Transfer characteristics of the a-IGZO TFTs with the gate dielectrics of Ta\textsubscript{2}O\textsubscript{5} and TaLaO respectively.

### Table I

**Sample No.** | A | B | C | Ta deposition (DC/A) | 0.04 | 0.04 | 0.04 | La deposition (RF/W) | 0 | 40 | 50 | the atomic ratio of La/(Ta+La) | 0% | 47.8% | 55.4% | $\mu_{sat}$ (cm$^2$/V·s) | 6.4 | 24.3 | 30.9 | $V_{TH}$ (V) | 1.1 | 3.4 | 3.5 | SS (V/dec) | 0.34 | 0.20 | 0.17 | $N_s$ (cm$^{-2}$) | 8.7×10$^{12}$ | 3.4×10$^{12}$ | 2.6×10$^{12}$ | $V_{DS}$ (V) | 2.9 | 1.3 | 0.8 | $I_{on}$ (A) | 1.6×10$^{-4}$ | 4.8×10$^{-4}$ | 6.1×10$^{-4}$ | $I_{off}$ (A) | 4.9×10$^{-9}$ | 8.1×10$^{-10}$ | 3.1×10$^{-10}$ | $I_{on}/I_{off}$ | 3.2×10$^4$ | 6.0×10$^5$ | 2.0×10$^6$ | $C_{ox}$ (μF/cm$^2$) | 0.295 | 0.231 | 0.222 | $t_{ox}$ (nm) | 38 | 38 | 37 | Dielectric constant | 12.7 | 9.9 | 9.3
Among them, $\mu_{\text{sat}}$ and $V_{\text{TH}}$ are calculated from a linear fitting to the plot of $I_D^{1/2}$ versus $V_{GS}$, which is based on the $I$–$V$ equation of field-effect transistor operating in the saturation region

$$I_D = \left( \frac{\mu_{\text{sat}} C_{\text{ox}}}{2L} \right) (V_{GS} - V_{\text{TH}})^2. \quad (1)$$

As for the sample A, a severe leakage current can be observed under a negative gate bias, and a negative shift of the transfer curve occurs when compared with the samples B and C, indicating the formation of leakage paths. It is believed that the relatively small values of $E_G$ and $\Delta E_C$ (on a-IGZO) of the Ta$_2$O$_5$ gate dielectric combined with the high trap density within the Ta$_2$O$_5$ gate dielectric and at the a-IGZO/Ta$_2$O$_5$ interface contribute to the formation of leakage paths [16]. As a result, the sample A exhibits high values of $I_{\text{off}}$ ($4.9 \times 10^{-9}$ A), SS (0.34 V/dec) and low values of $\mu_{\text{sat}}$ (6.4 cm$^2$/V·s), $V_{\text{TH}}$ (1.1 V), $I_{\text{on}}$ ($1.6 \times 10^{-4}$ A), $I_{\text{on}}/I_{\text{off}}$ ($3.1 \times 10^5$). On the other hand, the incorporation of La in Ta$_2$O$_5$ could enlarge the $E_G$ and $\Delta E_C$ (on a-IGZO) of the gate dielectric because La$_2$O$_3$ has larger values for both parameters than Ta$_2$O$_5$ [11], [12], thus leading to reduced leakage current ($I_{\text{off}} = 8.1 \times 10^{-10}$ A and $3.1 \times 10^{-10}$ A for the samples B and C respectively). Also, the effect that La incorporation could suppress the formation of oxygen vacancies in high-k dielectrics is supported by the XPS data that the oxygen content of the samples B and C is 1.1% and 1.6% respectively higher than that of the sample A. As a result, the intrinsic traps in the gate dielectric and at the a-IGZO/gate-dielectric interface could be reduced, resulting in smaller SS (0.20 V/dec and 0.17 V/dec for the samples B and C respectively) and less trap-related carrier scattering and thus increased carrier mobility ($\mu_{\text{sat}} = 24.3$ cm$^2$/V·s and 30.9 cm$^2$/V·s for the samples B and C respectively). As a result, higher $I_{\text{on}}$ ($4.8 \times 10^{-5}$ A and $6.1 \times 10^{-4}$ A for the samples B and C respectively) and larger $I_{\text{on}}/I_{\text{off}}$ ($6.0 \times 10^5$ and $2.0 \times 10^6$ for the samples B and C respectively) are achieved by the La incorporation compared to those values of the sample A. Moreover, the improvement in electrical characteristics of the sample C is more obvious compared to the sample B, which can be ascribed to more La incorporation in the Ta$_2$O$_5$ gate dielectric as revealed by the measured atomic ratio of XPS. In addition, the trap density $N_t$ at/near the a-IGZO/gate-dielectric interface can be calculated by the following equation [2], [17]

$$N_t = \frac{SS \log(e)}{K_B \left( \frac{2}{q} \right)} - 1 \frac{C_{\text{ox}}}{q} \quad (2)$$

where $K_B$ is the Boltzmann constant, $q$ is the charge of an electron, and $T$ is the temperature. The extracted $N_t$ value is $8.7 \times 10^{12}$ cm$^{-2}$, $3.4 \times 10^{12}$ cm$^{-2}$ and $2.6 \times 10^{12}$ cm$^{-2}$ for the samples A, B and C, respectively. This result further supports that the trap density at/near the a-IGZO/gate-dielectric interface can be effectively reduced by the incorporation of La in the Ta$_2$O$_5$ gate dielectric. Fig. 3 displays the output characteristics of the samples. Each sample clearly exhibits the n-type enhancement mode. Moreover, $I_D$ increases linearly with $V_{\text{DS}}$ in the region of low $V_{\text{DS}}$, and current saturation can be observed in the region of high $V_{\text{DS}}$. Due to both the increase of carrier mobility and the reduction of leakage current, a significant improvement in output current can be observed with the increase of La concentration in the gate dielectric, which is consistent with the earlier analysis based on the transfer characteristics.

As shown in Fig. 4, the hysteresis characteristics of all the samples are investigated accordingly to the transfer characteristics under forward and reverse $V_{GS}$ sweepings successively. $\Delta V_{\text{TH}}$, defined as the $V_{\text{TH}}$ shift in the hysteresis loop, is extracted from Fig. 4 and listed in Table I. It is found that the sample A exhibits an obvious hysteresis with a relatively large $\Delta V_{\text{TH}} (2.9$ V), which reflects the existence of a large amount of traps at/near the a-IGZO/Ta$_2$O$_5$ interface [18]. With the incorporation of La in the Ta$_2$O$_5$ gate dielectric, the hysteresis can be effectively suppressed as revealed by the smaller $\Delta V_{\text{TH}}$ of the samples B and C (for the sample B, $\Delta V_{\text{TH}} = 1.3$ V; for the sample C, $\Delta V_{\text{TH}} = 0.8$ V), further demonstrating the effective reduction of trap density at/near the a-IGZO/gate-dielectric interface due to the incorporation of La in the Ta$_2$O$_5$ gate dielectric.

LFN measurement is conducted to study the charge trapping properties of the samples [19]. The normalized noise power spectral density ($S_D/D_2$) is measured at a fixed gate overdrive voltage ($V_{\text{GS}} - V_{\text{TH}}$) of 3.0 V in the linear region ($V_{\text{DS}} = 1.0$ V) and the frequency range from 3.2 Hz to $1.3 \times 10^4$ Hz for each sample as shown in Fig. 5. The LFN of a-IGZO TFTs can be caused by carrier number fluctuation (due to charge trapping
Low-frequency noise versus frequency of the a-IGZO TFTs with gate dielectric of Ta₂O₅ (sample A) and TaLaO (samples B and C) respectively.

by the traps at/near the a-IGZO/gate-dielectric interface) and/or mobility fluctuation (due to Coulomb scattering by the trapped charge at/near the a-IGZO/gate-dielectric interface) [20], [21]. As shown in Fig. 5, the LFN’s of the two samples with TaLaO gate dielectric are over two orders of magnitude smaller than that of the sample A with Ta₂O₅ gate dielectric. Moreover, the sample C, which has the highest La concentration in the gate dielectric among the samples, exhibits the smallest LFN. Hence, the LFN data further supports that the improvement of electrical properties is due to the reduction of traps at/near the a-IGZO/gate-dielectric interface induced by the incorporation of La in the Ta₂O₅ gate dielectric.

IV. CONCLUSION

A comparative study of a-IGZO TFTs with Ta₂O₅ and TaLaO as gate dielectric has been conducted in this work. It is demonstrated that La incorporation in the Ta₂O₅ gate dielectric can effectively improve the electrical characteristics of a-IGZO TFTs by enlarging the Eₜ and ΔEₜ (on a-IGZO) of the gate dielectric and reducing the trap density in the gate dielectric and at the a-IGZO/gate-dielectric interface. As a result, the sample C, which has the highest La concentration in gate dielectric in this work (atomic ratio of La/(Ta + La) = 55.4%), presents superior electrical characteristics, e.g. high μₑₑₑₑₑₑ of 30.9 cm²/V·s, small SS of 0.17 V/dec, small ΔVₜₜ of 0.8 V and high Iₜₒₒₒₒ/Iₜₑₑₑₑ of 2.0 × 10⁶. In addition, the LFN measurement result further supports the improvement in electrical properties is due to trap reduction in the gate dielectric and at the a-IGZO/gate-dielectric interface achieved by La incorporation in the Ta₂O₅ gate dielectric. In summary, these results demonstrate the potential use of TaLaO gate dielectric for making high-performance a-IGZO TFTs used in the field of high-speed high-resolution FPDs.

REFERENCES


L. X. Qian received the B.Eng. and M.Eng. degrees from Sichuan University (SCU), Chengdu, China, in 2003 and 2006, respectively, and the Ph.D. degree in electrical and electronic engineering from The University of Hong Kong (HKU), Hong Kong, in 2014. From 2006 to 2009, he was with SMIC (BJ) as a Process Integration Engineer. From 2009 to 2010, he was with China Patent Technology Development Company. In 2014, he joined the School of Microelectronics and Solid-State Electronics at the University of Electronic Science and Technology of China (UESTC), Chengdu, China, as an Assistant Professor. Now, his research interest is on the semiconductor materials and devices, such as InGaZnO thin-film transistor, photoelectric sensor, and high-k dielectric.
X. Z. Liu is currently a Professor with the School of Microelectronics and Solid-State Electronics, University of Electronic Science and Technology of China (UESTC), Chengdu, China.

C. Y. Han is currently working toward the Ph.D. degree with the Department of Electrical and Electronic Engineering, The University of Hong Kong (HKU), Hong Kong.

P. T. Lai (M’90–SM’04) received the B.Sc. (Eng.) and the Ph.D. degrees from The University of Hong Kong (HKU), Hong Kong, where his research was on the design of small-sized MOS transistor with emphasis on narrow-channel effects. The work involved the development of both analytical and numerical models, the study of this effect in relation to different isolation structures, and the development of efficient numerical algorithms for device simulation. He was a Postdoctoral Fellow with the University of Toronto. He proposed and implemented a novel self-aligned structure for bipolar transistor and designed and implemented an advanced polyemitter bipolar process with emphasis on self-alignment and trench isolation. He is currently a Professor with the Department of Electrical and Electronic Engineering, HKU. His current research interests are on thin gate dielectrics for metal-oxide-semiconductor field-effect transistor (MOSFET) based on Si, SiC, GaN, Ge, organics, and on microsensors for detecting gases, heat, light, and flow.