<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>Passivation of oxide traps in gallium arsenide (semiconductor) metal-oxide-semiconductor capacitor with high-k dielectric by using fluorine incorporation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Liu, L; Choi, HW; Lai, PT; Xu, JP</td>
</tr>
<tr>
<td><strong>Citation</strong></td>
<td>Journal of Vacuum Science and Technology: Part B Nanotechnology &amp; Microelectronics, 2015, v. 33 n. 5, article no. 050601, p. 050601:1-5</td>
</tr>
<tr>
<td><strong>Issued Date</strong></td>
<td>2015</td>
</tr>
<tr>
<td><strong>URL</strong></td>
<td><a href="http://hdl.handle.net/10722/216922">http://hdl.handle.net/10722/216922</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>Copyright 2015 American Vacuum Society. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Vacuum Society. The following article appeared in Journal of Vacuum Science and Technology: Part B Nanotechnology &amp; Microelectronics, 2015, v. 33 n. 5, article no. 050601 and may be found at <a href="http://scitation.aip.org/content/avs/journal/jvstb/33/5/10.1116/1.4927483">http://scitation.aip.org/content/avs/journal/jvstb/33/5/10.1116/1.4927483</a>; This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.</td>
</tr>
</tbody>
</table>
Passivation of oxide traps in gallium arsenide (semiconductor) metal-oxide-semiconductor capacitor with high-k dielectric by using fluorine incorporation

Lining Liu, Hoi Wai Choi, Pui To Lai, and Jingping Xu

Citation: Journal of Vacuum Science & Technology B 33, 050601 (2015); doi: 10.1116/1.4927483
View online: http://dx.doi.org/10.1116/1.4927483
View Table of Contents: http://scitation.aip.org/content/avs/journal/jvstb/33/5?ver=pdfcov

Published by the AVS: Science & Technology of Materials, Interfaces, and Processing

Articles you may be interested in

Electrical properties of GaAs metal–oxide–semiconductor structure comprising Al2O3 gate oxide and AlN passivation layer fabricated in situ using a metal–organic vapor deposition/atomic layer deposition hybrid system
AIP Advances 5, 087149 (2015); 10.1063/1.4929371

Improved interfacial and electrical properties of GaAs metal-oxide-semiconductor capacitors with HfTiON as gate dielectric and TaON as passivation interlayer

HfO2 – GaAs metal-oxide-semiconductor capacitor using dimethylaluminumhydride-derived aluminum oxynitride interfacial passivation layer
Appl. Phys. Lett. 97, 062908 (2010); 10.1063/1.3475015

Effects of fluorine incorporation and forming gas annealing on high-k gated germanium metal-oxide-semiconductor with Ge O 2 surface passivation

Metal-oxide-semiconductor capacitors on GaAs with germanium nitride passivation layer
Passivation of oxide traps in gallium arsenide (semiconductor) metal-oxide-semiconductor capacitor with high-k dielectric by using fluorine incorporation

Lining Liu, Hoi Wai Choi, and Pui To Laia)
Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam Road, Pokfulam 999077, Hong Kong

Jingping Xu
School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, People’s Republic of China

(Received 4 May 2015; accepted 15 July 2015; published 28 July 2015)

Gallium arsenide (semiconductor) (GaAs) metal-oxide-semiconductor capacitors with fluorine-incorporated TaHfON as gate dielectric are fabricated by pre- or postdeposition fluorine plasma treatment and their electrical and physical properties are compared with a control sample without the treatment. Among the three devices, the one with postdeposition fluorine treatment exhibits better characteristics: low oxide-charge density (~3.5 x 10^{12} \text{cm}^{-2}), low interface-state density (2.2 x 10^{12} \text{cm}^{-2} \text{eV}^{-1}), small flatband voltage (0.7 V), small hysteresis (45 mV), and good capacitance–voltage behavior. These should be attributed to (1) the passivating effects of fluorine atoms on the acceptorlike interface and near-interface traps, and (2) fluorine-induced suppressed growth of unstable Ga and As oxides on the GaAs substrate during postdeposition annealing.

© 2015 American Vacuum Society. [http://dx.doi.org/10.1116/1.4927483]

I. INTRODUCTION

Future CMOS technology requires highly scaled devices and higher-speed circuits to meet the requirements of higher-performance and lower-power applications.1 Much attention has been paid to exploring new materials capable of providing high drive current, with III–V compound semiconductor as one of the most promising materials to replace Si.2,3 Gallium arsenide (semiconductor) (GaAs) metal-oxide-semiconductor (MOS) device with high-k (dielectric constant) gate dielectric has received significant efforts due to its larger bandgap and higher electron mobility than its Si counterpart.4,5 Among the available high-k materials, TaHfO has been demonstrated to exhibit excellent electrical properties such as relatively high k value, peak electron mobility and crystallization temperature.6,7 Fortunately, if nitrogen is incorporated in TaHfO, not only its k value could be increased, its oxide charges and border traps could also be reduced.8 Moreover, effective nitrogen incorporation in high-k films could be achieved by annealing them in NH3 at a relatively low temperature (~600 \text{°C}).9 Therefore, TaHfON can be considered as a promising high-k gate dielectric.

However, a major concern of fabricating GaAs MOS device is that unstable native oxides are easily formed on the surface of the GaAs substrate, thus decreasing the effective k value of the gate dielectric and inducing high interface-state density (D_{it}) to pin the Fermi level at the gate-dielectric/GaAs interface.10 Various interlayers made of Si,11 Ge,12 ZnO,13 AlON,14 TaON,15 etc., have been tried in order to solve this problem and good results have been obtained. Besides, fluorine incorporation was reported to be capable of passivating the oxygen vacancies of high-k materials,16 and so should be another good way for passivating the GaAs surface with simpler processing than the use of an interlayer.

Based on the facts above, GaAs MOS capacitors with TaHfON gate dielectric treated by fluorine plasma before or after the deposition of the high-k dielectric are fabricated in this work, and their electrical and interfacial characteristics are compared with those of a control sample without the treatment.

II. EXPERIMENT

MOS capacitors were fabricated on Si-doped n-type GaAs wafers (100) with a doping concentration of 0.5–1.0 x 10^{18} \text{cm}^{-3}. Wafers were first degreased in acetone, ethanol and isopropanol, respectively, for 5 min each, and then dipped in diluted HCl for 10 min to remove the native oxide, followed by sulfur passivation by dipping in 8\% (NH4)2S for 40 min at room temperature. After being dried by N2, the wafers were divided into three groups. Group 1 (denoted as Pre-F) was first treated by fluorine plasma at a flow rate of CHF3/O2 = 10/1 (sccm) for 3 min. Subsequently, TaHfON dielectric was deposited on the surface of all three groups by cosputtering of Ta (DC) and Hf (RF) targets at room temperature. Then, group 2 (denoted as Post-F) received a fluorine-plasma treatment under the same conditions as group 1. Group 3 without fluorine treatment (denoted as W/O) was
used as the control sample. Postdeposition annealing (PDA) was carried out at 600°C for 60 s in NH3 to increase the nitrogen content in TaHfON (500 sccm). Al electrode was evaporated and patterned with an area of $7.85 \times 10^{-5} \text{ cm}^2$, followed by another Al evaporation on the backside of the wafers. Finally, a forming-gas (95% N2 followed by another Al evaporation on the backside of the evaporated and patterned with an area of 7.85 cm$^2$). Al electrode was evaporated and patterned with an area of $7.85 \times 10^{-5} \text{ cm}^2$, followed by another Al evaporation on the backside of the wafer.

III. RESULTS AND DISCUSSION

High-frequency (1-MHz) capacitance–voltage (C–V) characteristics of the samples are measured by HP 4284A precision LCR meter, and the typical C–V curves swept in both directions (from inversion to accumulation and then backward) are shown in Fig. 1. When comparing with the control sample without fluorine treatment (W/O), a slight reduction of accumulation capacitance ($C_{ox}$) is found in the sample with fluorine treatment after the deposition of the dielectric (Post-F) and should be caused by the high bonding energy between metal atom and incorporated F atom. However, the C–V curve of the Post-F sample shows a smaller shift (to the positive direction) and a smaller hysteresis, implying reduced defects near/at the high-k/GaAs interface caused by fluorine passivation, and thus the carrier mobility of the Post-F sample could be increased (due to less defect-related carrier scattering), outweighing the slight loss in k value. As for the sample with predeposition fluorine treatment (Pre-F), the large degradation in $C_{ox}$ compared to the W/O sample should mainly result from the formation of a low-k GaO/AsO layer at the GaAs surface during the fluorine treatment in an ambient containing oxygen. Moreover, the Pre-F sample gives poorer characteristics (e.g., larger shift of C–V curve to the positive direction, less steep slope in the depletion-to-accumulation transition region, and worse saturation behavior) than the Post-F sample, which should be due to the traps associated with the unstable Ga/As oxides.

Device parameters extracted from the HF C–V curves are listed in Table I. The equivalent k value of the gate dielectric can be calculated as

$$k_{eq} = \frac{k_{SiO_2} T_{ox}}{C_{ET}},$$

$$C_{ET} = k_0 \frac{k_{SiO_2}}{C_{ox}},$$

where $C_{ET}$ is capacitance equivalent thickness; $k_0$ is the vacuum permittivity; $k_{SiO_2}$ is the dielectric constant of SiO$_2$; and $T_{ox}$ is thickness of the dielectric layer measured by ellipsometry. The flatband voltage ($V_{fb}$) determined from flatband capacitance is found to be positive for all the samples, implying the existence of negative charges in the dielectric layer, which means that more negatively charged traps should exist in the oxide layer and near the high-k/GaAs interface than oxygen vacancies (tend to be positively charged in Hf-based high-k materials), consistent with the results in Ref. 14. An obvious decrease of $V_{fb}$ is found after F incorporation in the dielectric, indicating a reduction of negative charges due to the bonding of F atoms to the Hf dangling bonds. With almost the same $T_{ox}$, the Post-F sample has an even smaller $V_{fb}$ (0.7 V) than the Pre-F sample, implying that the fluorine-plasma treatment after deposition of the gate dielectric can effectively reduce the oxide traps and interface states. This can be further supported by the smallest equivalent oxide-charge density ($Q_{ox}$) of the Post-F sample ($-3.52 \times 10^{12} \text{ cm}^{-2}$), calculated by

$$Q_{ox} = -C_{ox} (V_{fb} - \Phi_{ms})/q,$$

where $\Phi_{ms}$ is the work function difference between the Al electrode and GaAs substrate. These can be explained by the capability of fluorine to passivate the oxide traps inherent in the high-k bulk and also the dangling bonds at the high-k/GaAs interface.

Table I. Electrical and physical parameters of the samples extracted from HF C–V curves.

<table>
<thead>
<tr>
<th>Sample</th>
<th>Post-F</th>
<th>Pre-F</th>
<th>W/O</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{ox}$ (nm)</td>
<td>13.1</td>
<td>13.5</td>
<td>13.2</td>
</tr>
<tr>
<td>$V_{fb}$ (V)</td>
<td>0.7</td>
<td>1.08</td>
<td>1.25</td>
</tr>
<tr>
<td>$Q_{ox}$ (cm$^{-2}$)</td>
<td>$-3.5 \times 10^{12}$</td>
<td>$-4.3 \times 10^{12}$</td>
<td>$-7.8 \times 10^{12}$</td>
</tr>
<tr>
<td>Hysteresis (mV)</td>
<td>45</td>
<td>33</td>
<td>57</td>
</tr>
<tr>
<td>CET (mV)</td>
<td>3.08</td>
<td>4.37</td>
<td>2.91</td>
</tr>
<tr>
<td>$k$</td>
<td>16.7</td>
<td>12.1</td>
<td>17.7</td>
</tr>
</tbody>
</table>
The distribution of interface-state density ($D_{it}$) in the energy bandgap of the samples is extracted from their HF C-V curves by the Terman’s method\textsuperscript{22} for the purpose of comparison. With comparable CET for the Post-F and W/O samples (3.08 vs 2.91 nm), the smaller $D_{it}$ of the former ($\sim 2 \times 10^{12} \text{cm}^{-2}\text{eV}^{-1}$) than that of the latter [see the inset of Fig. 1(a)] demonstrates that the quality of the high-k/GaAs interface could be improved to some extent by the F-plasma treatment.

In Fig. 1(b), the smallest leakage current density (e.g., $5.62 \times 10^{-5} \text{A/cm}^2$ at gate voltage of 1 V) is obtained for the post-F sample. This could be attributed to the reduced trap-assisted tunneling due to its smallest $Q_{ox}$ and $D_{it}$, as mentioned above. The Pre-F sample shows the largest leakage current ($7.04 \times 10^{-4} \text{A/cm}^2$ at gate voltage of 1 V) probably because the predeposition F treatment induces radiation-related damage to the GaAs surface and also results in excess F interstitials at the interface in the form of gap states.\textsuperscript{17,23}

In order to clarify the effects of the fluorine treatment, the chemical states in the dielectric layer and at/near the high-k/GaAs interface after the whole fabrication process are analyzed by XPS. Figure 2 shows the XPS spectrum for Ta 4f. Compared to the control sample, the Ta 4f 7/2 and 5/2 peaks of the Post-F and Pre-F samples shift to higher energies of 0.65 and 0.15 eV, respectively, which should be due to the higher electronegativity of F (4.0) than that of O (3.5). Furthermore, an obvious peak is found at 28 eV for the Post-F sample, corresponding to Ta-F bond according to the National Institute of Standards and Technology database. However, no Ta-F peak is detected for the Pre-F sample, explaining why the shift of the two peaks is much smaller than that of the Post-F sample. This difference in fluorine incorporation between the two samples can be seen more clearly from the F 1s spectrum in Fig. 3(a), which supports that fluorine incorporation in the high-k dielectric is effective only for the plasma treatment after the deposition of the high-k dielectric, basically consistent with the result in Ref. 23. The not-so clear F 1s peak of the Pre-F sample indicates less F incorporated at/near the high-k/GaAs interface and thus less passivation of dangling bonds there, leading to larger $D_{it}$ than that of the Post-F sample as supported by the data in Table I.

In the N 1s spectrum of the three samples shown in Fig. 3(b), obvious peaks can be observed and the nitrogen percentage of the Post-F, Pre-F, and W/O samples can be extracted to be 8.03%, 7.66%, and 8.00%, respectively. The O 1s XPS spectrum of the samples after different etching times is shown in Fig. 4. In the dielectric layer, the O 1s spectra of the three samples are almost the same initially. But after etching for 540 s, the intensity of the Post-F sample decreases significantly while that of the W/O sample starts
to decrease. When the etching process lasts for 720 s and almost reaches the high-k/GaAs interface, the O 1s peak of the Post-F sample nearly disappears while the intensity of the Pre-F sample is still high, indicating that the Post-F sample has the smallest interlayer thickness and the Pre-F sample has the largest. This further proves that postdeposition fluorine incorporation is capable of suppressing the formation of the native oxides (GaO/AsO). Although the Pre-F sample also has some fluorine incorporation, it has the largest interlayer thickness due to the oxygen-containing ambient during the fluorine treatment before the high-k deposition.

Figures 5 and 6 compare the As 3d and Ga 3d XPS spectra of the three samples. As–O bond can be detected in Figs. 5(b) and 5(c) at 44–45 eV, but not in Fig. 5(a). Besides, the intensity of As–As bond in Fig. 5(a) is lower than that in Figs. 5(b) and 5(c). These results indicate that the fluorine treatment can effectively reduce the weak As–O and As–As bonds. The higher As–O intensity for the Pre-F sample than the W/O sample should be due to the growth of native oxide on the GaAs substrate in the oxygen-containing ambient during the fluorine treatment. On the other hand, the peaks of Ga–As, Ga–S, and Ga–O bonds in Fig. 6 are located at 19.5, 20.2, and 20.8 eV, respectively, and Hf–O doublet appears at 18.9 and 17.0 eV. Much weaker Ga–O peak in Fig. 6(a) than in Figs. 6(b) and 6(c) further shows that the growth of the low-k interfacial Ga oxide can be effectively suppressed by fluorine incorporation after the high-k deposition. Moreover, the Hf–O doublet of the Post-F sample is weaker than those of the Pre-F and W/O samples, implying that the fluorine treatment can also block the diffusion of elements (Hf, O) in the dielectric layer toward the substrate surface. Similar to the As–O peak in Fig. 5, the Ga–O peak of the Pre-F sample is stronger than that of the W/O sample, based on the same reason as above, which could explain why the Pre-F sample has the smallest Cox and thus the lowest k value. Also, the large gate leakage current of the Pre-F sample in Fig. 1(b) could be attributed to the high concentrations of As–O and Ga–O bonds at/near the high-k/GaAs interface because the gate leakage current is likely caused by interfacial GaO/AsO-induced lowering of the TaHfON/GaAs conduction-band offset and also trap-assisted tunneling of charge carriers.

Both As–S and Ga–S bonds are detected in Figs. 5 and 6, implying that during the sulfur passivation, reactions (NH4)2S + H2O → 2NH4+ + S2− + H+ + OH− and 2GaAs + 12H+ + 6S2− → Ga2S3 + As2S3 + 6H2 happen with Ga2S3 and As2S3 formed at the GaAs surface, thus decreasing the GaAs-related vacancies. On the other hand, the concentrations of As–O and As–S bonds in Fig. 5 are obviously much lower than those of Ga–O and Ga–S in Fig. 6 near/at the high-k/GaAs interface, and especially for the W/O sample in Fig. 5(c), no As–S peak exists. The possible reaction of As2O3 + 2GaAs → Ga2As + 4As during the PDA leads to the conversion of As oxide to Ga oxide, and similarly many As–S bonds have been probably transformed to stronger Ga–S bonds during the PDA. Compared with Fig. 6(a), Fig. 6(b) has less Ga–S bonds, supporting that more Ga–S bonds are replaced by stronger Ga–F bonds during the fluorine treatment directly on the GaAs surface. This indicates that postdeposition fluorine treatment is capable of maintaining the sulfuration of the GaAs substrate and thus is a very promising method for further passivating the GaAs surface.

IV. CONCLUSIONS

GaAs MOS capacitors with fluorine-plasma treatment before or after the deposition of HfTaON gate dielectric are fabricated and their electrical properties are compared with those of a control sample without the treatment. Measured results show that the fluorine-plasma treatment can result in lower interface-state and oxide-charge densities, which are beneficial to the enhancements of carrier mobility and thus drive current for high-speed applications. The involved mechanisms are analyzed by XPS, which shows that fluorine incorporation in the dielectric can effectively suppress the growth of unstable native oxides at the GaAs surface and also prevent the diffusion of elements in the high-k dielectric toward the GaAs surface. This greatly reduces the relevant defects and improves the interface quality, thus unpinning the Fermi level at the interface and giving good electrical properties to the MOS device. Finally, as compared with the predeposition fluorine treatment, the postdeposition treatment can incorporate more fluorine in the dielectric, and thus can produce better electrical properties for the device.
ACKNOWLEDGMENTS

This work was financially supported by University Development Fund (Nanotechnology Research Institute, 00600009) of the University of Hong Kong and the National Natural Science Foundation of China (Grant Nos. 61176100 and 61274112).

5P. S. Das and A. Biswas, Microelectron. Rel. 52, 112 (2012).