<table>
<thead>
<tr>
<th>Title</th>
<th>Multiplierless correlators for HIPERLAN/2 and IEEE 802.11A wireless local area networks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inventor(s)</td>
<td>Yip, Kun Wah; Wu, YC; Ng, TS</td>
</tr>
<tr>
<td>Citation</td>
<td>US Published patent application US 2005187996. Washington, DC: US Patent and Trademark Office (USPTO), 2005</td>
</tr>
<tr>
<td>Issued Date</td>
<td>2005</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10722/176899">http://hdl.handle.net/10722/176899</a></td>
</tr>
<tr>
<td>Rights</td>
<td>This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.</td>
</tr>
</tbody>
</table>
A sliding correlator for timing synchronization in HIPERLAN/2 and IEEE 802.11a wireless local area networks by correlating the received signal with a known waveform is disclosed. The disclosed sliding correlator avoids the large number of complex multiplications per second, about 320 million by one estimate, by employing an implementation that avoids multiplication operations while also avoiding complexity. This invention discloses methods and apparatus to implement this correlator, using alternative correlator coefficients well suited for digital implementations, whereby the need to perform multiplication is eliminated.
MULTIPLIERLESS CORRELATORS FOR HIPERLAN/2 AND IEEE 802.11A WIRELESS LOCAL AREA NETWORKS

FIELD OF THE INVENTION

[0001] The present invention relates to wireless local area networks (WLANs). In particular, the present invention relates to methods and apparatus for correlating a known waveform with a signal received at a receiver in WLANs based on the HIPERLAN/2 specification or the IEEE 802.11a specification.

BACKGROUND

[0002] HIPERLAN/2 and IEEE 802.11a WLANs support packetized data transmission at a high rate up to 54 Mbps. Details of their physical layers can be found in the relevant specifications: ETSI, ETSI TS 101 475 V. 1.2.2 (2001-02), 2001; IEEE Computer Society, IEEE Std 802.11a-1999, 30 Dec. 1999. In both types of WLANs, orthogonal frequency division multiplexing (OFDM) is used as the modulation technique.

[0003] For IEEE 802.11a WLANs, a 16 μs preamble is inserted at the beginning of each data packet. The preamble is divided into two subpreambles. The first one consists of ten identical, short OFDM symbols each having a length of 800 μs. The second one comprises two long OFDM symbols each of length 3.2 μs preceded by a 1.6 μs cyclic prefix. The first sub preamble is used for initial detection of the signal, automatic gain control, diversity selection, coarse frequency-offset compensation and timing synchronization. The second one enables channel estimation and fine frequency-offset compensation. Both subpreambles are shaped by the raised-cosine window. The preamble structure for HIPERLAN/2 is similar to that for IEEE 802.11a WLANs with the exception that (a) the rectangular window is used instead of the raised-cosine window; and (b) the last short training symbol in HIPERLAN/2 is inverted.

[0004] To establish timing synchronization, the receiver detects the end of the first sub preamble. This time reference enables the receiver to locate the time instant in the second sub preamble at which the FFT window for fine frequency-offset compensation begins. To detect the end of the first sub preamble, the receiver can correlate the received signal with the short OFDM symbol. The presence of a correlation peak indicates that the first sub preamble has not passed while the absence of an expected correlation peak is an indication that the current time position is in the second sub preamble.

[0005] To detect the various preambles and establish timing the receiver has to perform rapid synchronization, e.g., with a correlator. The specifications recommend, though not mandate, a sampling rate of 20 MHz in the digital implementation of the correlator. When a signal arrives at a receiver in IEEE 802.11a WLANs or HIPERLAN/2, the received signal is filtered and downconverted to the baseband frequency. The baseband signal contains two components: the in-phase and quadrature-phase components. The two components are digitized by one or more analog-to-digital converters with a sampling rate set at 20 MHz. Often these two components are represented by a single quantity that is a complex number, wherein the real and imaginary parts of the complex number are the in-phase and quadrature-phase components, respectively.

[0006] A sliding correlator is used to process the received signal samples, and generates outputs at a rate of 20 MHz. Since typically 16 complex multiplications are involved in the generation of one correlator output Zm, and since the correlator outputs are preferably generated at a rate of 20 MHz, it follows that the correlator needs to perform 320 million complex multiplications per second. Not surprisingly, the implementation of the sliding correlator is very complex in view of the demanding number of involved multiplications, which are further described next.

[0007] For instance, if r[n] be the nth complex-valued received signal sample after downconversion and digitization, then the nth correlator output, Zn, is given by

\[ Z_n = \sum_{m=1}^{16} r_n e^{-j2\pi m n} a_m \]

wherein the sequence of correlator coefficients \( h_n \)'s constitutes the waveform of a short OFDM symbol. Note that \( Z_n \) comprises the real and imaginary parts. According to the IEEE 802.11a specification and the HIPERLAN/2 specification, the (complex-valued) waveform of a short OFDM symbol, \( s(t) \), is given by

\[ s(t) = \sum_{k=25}^{27} S_k e^{j2\pi k t} \]

wherein \( D_{s}=312.5 \) kHz, and \( S_{25-27}=[376(0, 0, 1+i, 0, 0, -1+i, 0, 0, 1+i, 0, 0, 0, 0, -1+i, 0, 0, 0, 0, -1+i, 0, 0, 0, 0, 0, 1+i, 0, 0, 1+i, 0, 0, 1+i, 0, 0, 1+i, 0)] \). In the above, \( i \) is the square root of \( -1 \). A convenient choice of \( h_n \) is

\[ h(n) = \frac{1}{(25)^{1/2}} s(m T_{s}) \]

where \( T_{s}=50 \) ns, so that \( H_{15,0}=[-1.1755 \pm 0.0028i, -0.1196+0.6969i, 1.2670+0.1123i, -0.1196+0.6969i, -1.1755 \pm 0.0028i, 0.4082 \pm 0.4082i, 0.0208+1.1755i, -0.6969+0.1196i, -0.1123-1.2670i, -0.8165, -0.1123-1.2670i, 0.6969+0.1196i, 0.0208+1.1755i, 0.4082-0.4082i] \).

[0008] In other signal processing applications, primarily in implementing digital filters, there have been attempts at performing filtering without the need to perform multiplication. However, these strategies are tailored for particular applications and, consequently, are not readily applicable to perform multiplierless correlations in the context of HIPERLAN/2 or IEEE 802.11a WLANs specifications. Some example attempts in the context of multiplierless realization of filters include: D. E. Borth in U.S. Pat. No. 4,775,851 entitled “Multiplierless decimating low-pass filter for a noise-shaping A/D converter,” issued Oct. 4, 1988 and assigned to Motorola, Inc., Schaumburg, Ill.; A. Miron and D. Koo in U.S. Pat. No. 4,791,597 entitled “Multiplierless FIR digital filter with two to the Nth power coefficients,” issued Dec. 13, 1988 and assigned to North American Philips Corporation, New York, N.Y.; K. Lin in U.S. Pat. No.

[0011] The aforementioned attempts at realizing multiplierless filters do not teach or suggest fast sliding correlators implementations suitable for in HIPERLAN/2 or IEEE 802.11a WLANs compliant applications.

**SUMMARY OF THE INVENTION**

[0012] The disclosed invention provides methods and apparatus for correlating the received signal with the waveform of a short OEDM symbol in a HIPERLAN/2 or an IEEE 802.11a WLAN. These methods and apparatus include designs for sliding correlators that can operate in real-time. Moreover, these methods and apparatus greatly reduce the complexity in implementing sliding correlators by reducing the complexity of multiplication operations required by HIPERLAN/2 or IEEE 802.11a WLANs compliant applications. Disclosed sliding correlators preferably produce correlation results at about the rate of incoming signal samples and allow the receiver to perform rapid synchronization.

[0013] In particular, alternative correlators are disclosed that can be implemented with inverters, adders, and shift registers to output correlation results at a high rate. These alternative correlators are based on selecting terms from the set consisting of \{-1, -1+2^{-n}, -1+2(2^{-n}), \ldots \} in designing various embodiments that include three example designs that are disclosed to illustrate the underlying teachings with the help of the figures described next.

**BRIEF DESCRIPTION OF THE DRAWING**

[0014] FIG. 1 is an example design for a correlator based on inverters and adders that does not carry out multiplication operations.

[0015] FIG. 2 is another example design for a correlator based on shift registers, inverters and adders that does not carry out multiplication operations.

[0016] FIG. 3 is yet another example design for a multiplierless correlator.

**DETAILED DESCRIPTION OF THE INVENTION**

[0017] The disclosed method and system facilitate implementation of multiplierless correlators that comply with the requirements of the HIPERLAN/2 or IEEE 802.11a WLANs compliant applications. The disclosed multiplierless correlators reduce the computational overhead due to the very large number of multiplications operations that are otherwise required for such compliance. The method and system are further illustrated with the aid of the accompanying FIGURES.

[0018] For convenience, but not as a limitation on the scope of the invention, let \(\Xi_n^{(m)}=r_n \text{Re}(\Xi_n^{(m)}) + \text{Im}(\Xi_n^{(m)})\), \(r_n^{(m)}=r_n \text{Re}(\Xi_n^{(m)})\) and \(r_n^{(m)}=\text{Im}(\Xi_n^{(m)})\). Note that \(\Xi_n^{(m)}\) can be generated by generating \(r_n^{(m)}\) and \(r_n^{(m)}\) based on \(\{r_n\}\) and \(\{r_n^{(m)}\}\). Then in a method for correlating a signal compliant with IEEE 802.11a WLANs or HIPERLAN/2 specifications, a sequence of alternative correlator coefficients associated with specified non-negative integer \(n\) are employed.

[0019] Sampling the signal corresponding to, for instance, the in-phase component generates a plurality of real signal samples at the sampling rate. Similarly, in quadrature phase shifting the quadrature phase component aids in the generation of a plurality of imaginary signal samples. Together these constitute a complex valued signal.

[0020] Each of the real and imaginary signals so generated is advantageously processed while being fed into a shift register having storage locations. The preferred use of shift registers as the means for handling the signal stream is also not intended to be a limitation of the scope of the invention. As the new signal samples are generated, computations are carried out on the signal samples progressively shifted through the shift register to generate correlator values in real time as is further explained next.

[0021] The general method to generate \(\Xi_n\), without the need to perform multiplication is to employ a sequence of correlator coefficients other than \(b_{1:4n}\), wherein real parts and imaginary parts of alternative correlator coefficients are chosen from the series comprising \([-1, -1+2^{-n}, -1+2(2^{-n}), \ldots \] in which \(n\) is a non-negative integer.

[0022] Since real and imaginary parts of received signal samples are represented in binary notation, scaling a binary number by a factor of \(k+2^{-n}\), \(k\) being a non-negative integer, can be efficiently accomplished by \(n\) shifting and/or \(k\) addition operations. In particular, if \(n\) is chosen from 0, 1, or 2, the implementation complexity of the correlator can be kept small.

[0023] As the signal samples move through the shift register or other topology for storage locations for the signal samples, they are sampled and scaled in accordance with selected correlator coefficients to generate a plurality of scaled real signal samples. These scaling factors are selected as disclosed by the invention to ensure that multiplication operations can be eliminated by using scaling factors that can be implemented by fast circuit elements such as adders, inverters (scaling factor of -1), shift registers (for multiplying or dividing by a power of 2), or even not sampling a particular signal sample (for instance to implement scaling by a scaling factor equal to zero).

[0024] The scaled signal samples are generated in real time in view of the simple clock-driven circuit elements possible, and then combined in an adder, in accordance with a specified correlator form. This correlator form, in effect, completes the replacement of the correlators described in the IEEE 802.11a WLANs or HIPERLAN/2 specifications by alternative correlators that are friendly to digital implementation. In general, a first subset of the plurality of scaled real signal samples and a second subset of the plurality of scaled imaginary signal samples are added to generate a correlator output. The general expression for \(\Xi_n\) is:

\[\Xi_n = \sum_{m=1}^{M} r_m \Xi_n^{(m)}\]
wherein $a_{n-1}$ are alternative correlators for the complex (real and imaginary) signal samples. These alternative correlators, for instance, in the correlator set $\{-1, 0, 1, 1, 0, -1, 0, 1, 0, -i, 0, i, 0\}$ corresponding to $n=0$ in the series $\{-1, -1+2i, -1+3i, \ldots, 1\}$, do not require complex implementation due to the need to handle arbitrary real or complex weights/scaling factors. Expanding the equation with the use of $n=0$ gives the correlator forms

$$\begin{align*}
\zeta_n^{(b)} &= -\beta_{n-1} + \beta_n + \beta_{n+1} + \beta_{n+2} + \beta_{n+3} + \beta_{n+4} + \beta_{n+5} + \beta_{n+6} + \\
&- \beta_{n-3} - \beta_{n-4}
\end{align*}$$

and

$$\begin{align*}
\zeta_n^{(c)} &= -\beta_{n-1} + \beta_n + \beta_{n+1} + \beta_{n+2} + \beta_{n+3} - \beta_{n-3} - \beta_{n-2} - \\
&- \beta_{n+4} - \beta_{n+5}
\end{align*}$$

Notably the first five coefficients in each of the correlator forms are related to the last five coefficients by a change in sign. This symmetry further simplifies the illustrative implementations described next. These correlator forms may be evaluated without employing multipliers since only additions are required with scaling accomplished by merely taking the negative of a value in the course of generating both $\zeta_n^{(b)}$ and $\zeta_n^{(c)}$. Therefore, the value of $\zeta_n$ can be computed entirely by addition and subtraction. Alternatively, $\zeta_n$ can be generated by delaying $\zeta_{n-1}$ by one sampling interval, wherein $\zeta_{n+1}$ can be obtained by computing

$$\begin{align*}
\zeta_n^{(c+1)} &= \text{Re}(\zeta_{n+1}) \\
\zeta_n^{(c+1)} &= \text{Im}(\zeta_{n+1})
\end{align*}$$

given by correlator forms

$$\begin{align*}
\zeta_n^{(d)} &= -\beta_{n-1} + \beta_n + \beta_{n+1} + \beta_{n+2} + \beta_{n+3} + \beta_{n+4} + \beta_{n+5} + \beta_{n+6} + \\
&- \beta_{n-3} - \beta_{n-4}
\end{align*}$$

and

$$\begin{align*}
\zeta_n^{(e)} &= -\beta_{n-1} + \beta_n + \beta_{n+1} - \beta_{n-3} - \beta_{n-2} - \\
&- \beta_{n+4} - \beta_{n+5}
\end{align*}$$

An example apparatus for generating $\zeta_{n+1}$ in accordance with this expression is shown in Fig. 1. In Fig. 1 a plurality of storage locations $\mathbf{12-25}$, collectively acting as a shift register, store received signal samples $\{r_n^{(b)}\}$. These storage locations or storage means are preferably implemented as storage registers or latches although alternative designs are possible. From the stored signal samples, samples are fed into a computation unit that can receive five inputs for the five non-zero signal samples. In this particular case, two of the samples have negative signs which can be implemented for a binary number, in the context of generating an input for an adder, by taking the complement and adding 1, while ignoring the overall carry.

The computation unit may be implemented, for instance, as a binary adder with suitable inverters, or a programmable computational unit, and the like for real-time processing of the signal samples in the shift registers. Preferably, the processing is fast enough, i.e., corresponds to the same clock that controls the sampling of the signal, although alternative implementations may allow for slower or faster processing.

Thus, the 5-input-1-output computing means 26, 27 provides an output based on the contents stored in storage locations $\mathbf{12-25}$ and the signal sample detected at input port $\mathbf{11}$. Similarly, a plurality of storage locations $\mathbf{42-55}$ collectively acting as a shift register receive signal samples $\{r_n^{(c)}\}$ (stored in storage means $\mathbf{42-55}$ and the signal sample detected at input port $\mathbf{41}$), which are processed by 5-input-1-output computing means $\mathbf{56, 57}$.

A 2-input-1-output computing means $\mathbf{28}$, for instance, implemented as a binary adder, computes

$$\begin{align*}
\zeta_n^{(f)} &= \text{Re}(\zeta_{n+1}) \\
\zeta_n^{(f)} &= \text{Im}(\zeta_{n+1})
\end{align*}$$

from the outputs of computing means $\mathbf{27}$ and $\mathbf{56}$. Similarly, another 2-input-1-output computing means $\mathbf{58}$ computes

$$\begin{align*}
\zeta_n^{(g)} &= \text{Re}(\zeta_{n+1}) \\
\zeta_n^{(g)} &= \text{Im}(\zeta_{n+1})
\end{align*}$$

from the outputs of computing means $\mathbf{26}$ and $\mathbf{57}$. It should be noted that the various computing means depicted in Fig. 1 may, with no loss in generality, combine the scaling and adding operations. Therefore, the detailed description herein is to aid understanding rather than depict the illustrative embodiments as limitations.

The operation of the illustrative apparatus of Fig. 1 may be further explained as follows. The incoming sample $r_0^{(b)}$ is fed to the input of storage locations $\mathbf{12}$ through input port $\mathbf{11}$. The samples

$$\begin{align*}
r_1^{(b)}, r_2^{(b)}, \ldots, r_{14}^{(b)}
\end{align*}$$

are contents of storage locations $\mathbf{12, 13, \ldots, 25}$, respectively. Similarly, the incoming sample $r_0^{(c)}$ is fed to the input of storage locations $\mathbf{42}$ through input port $\mathbf{41}$ and the samples

$$\begin{align*}
r_1^{(c)}, r_2^{(c)}, \ldots, r_{14}^{(c)}
\end{align*}$$

are contents of storage locations $\mathbf{42, 43, \ldots, 55}$, respectively.

Computing means $\mathbf{26}$ perform addition operations and subtraction operations (equivalent to addition following scaling by $-1$) on real signal samples detected at input port $\mathbf{11}$ and the storage locations $\mathbf{13-15, 17}$ to generate an output.
Specifically, computing means 26, in accordance with the correlator forms for n=0 adds the content of storage locations 17 and input port 11 and from this sum subtracts the sum of contents of storage locations 13-15. Computing means 27 similarly processes the contents of storage locations 19, 21-23, and 25 by summing contents of storage locations 21-23 and from this sum subtracting the sum of contents of storage locations 19 and 25. Computing means 56, processes the signal samples input port 41 and the contents of storage locations 43-45, 47 by summing contents of storage locations 43-45 and from this sum subtracting the signal samples at storage locations 47 and at input port 41. Computing means 57 processes the contents of storage locations 49, 51-53, 55 by the summing contents of storage locations 51-53 and subtracting the sum of contents of storage locations 49 and 55.

Next, computing means 28 adds the outputs of computing means 27 and 56 to yield

\[ z^{(b)}_{m+1} = z^{(b)}_m + z^{(b)}_{m+1} \]

which is optionally available at port 29. Similarly, computing means 58 performs addition on the outputs of computing means 26 and 57 to yield

\[ z^{(a)}_{m+1} = z^{(a)}_m + z^{(a)}_{m+1} \]

which is optionally available at port 59.

The use of n=1 gives the additional correlator forms:

\[ z = \sum_{k=1}^{i=1} c_{x_k} \cdot \alpha_{y_k} \]

Alternative correlators \( b_{k+1} \cdot \alpha = [-0.5, 0.5, 1, 0.5, 1, 0.5, -0.5, 0, 0.5, -1, -0.5, 1, -0.5, 0.5, 0] \) correspond to n=1 in the series \{1, -1+2\( \alpha \), -1+2\( \alpha \), -1+3\( \alpha \), \ldots \} and are also useful for processing complex signal samples. Expanding the equation gives

\[ z^{(b)}_{m+1} = \frac{1}{2} b_{n-15} + b_{n-14} + \frac{1}{2} b_{n-13} + b_{n-12} + \frac{1}{2} b_{n-11} + b_{n-10} + \frac{1}{2} b_{n-9} + b_{n-8} + \frac{1}{2} b_{n-7} + b_{n-6} + \frac{1}{2} b_{n-5} + b_{n-4} + \frac{1}{2} b_{n-3} + b_{n-2} + \frac{1}{2} b_{n-1} + b_{n} \]

and

\[ z^{(a)}_{m+1} = \frac{1}{2} a_{n-14} + a_{n-13} + \frac{1}{2} a_{n-12} + a_{n-11} + \frac{1}{2} a_{n-10} + a_{n-9} + \frac{1}{2} a_{n-8} + a_{n-7} + \frac{1}{2} a_{n-6} + a_{n-5} + \frac{1}{2} a_{n-4} + a_{n-3} + \frac{1}{2} a_{n-2} + a_{n-1} + \frac{1}{2} a_{n} \]

Since the signal samples are represented in binary notation, scaling a binary number by a factor of 0.5 can be efficiently accomplished by shifting said binary number for one bit position. Therefore, multiplication is eliminated in the generation of

\[ z^{(b)}_{m+1} = \text{Re}(\bar{z}_{m+1}) \quad \text{and} \quad z^{(a)}_{m+1} = \text{Im}(\bar{z}_{m+1}) \]

The value of \( z_{m+1} \) can be computed entirely by addition, subtraction and shifting operations that consume fewer clock cycles than complex multiplications. Alternatively, \( z_{m+1} \) can be generated by delaying \( z_{m+1} \) for a duration of one sampling interval, wherein \( z_{m+1} \) can be obtained by computing

\[ z^{(b)}_{m+1} = \text{Re}(\bar{z}_{m+1}) \quad \text{and} \quad z^{(a)}_{m+1} = \text{Im}(\bar{z}_{m+1}) \]

given by

\[ z^{(b)}_{m+1} = \frac{1}{2} b_{n-15} + b_{n-14} + \frac{1}{2} b_{n-13} + b_{n-12} + \frac{1}{2} b_{n-11} + b_{n-10} + \frac{1}{2} b_{n-9} + b_{n-8} + \frac{1}{2} b_{n-7} + b_{n-6} + \frac{1}{2} b_{n-5} + b_{n-4} + \frac{1}{2} b_{n-3} + b_{n-2} + \frac{1}{2} b_{n-1} + b_{n} \]

and

\[ z^{(a)}_{m+1} = \frac{1}{2} a_{n-14} + a_{n-13} + \frac{1}{2} a_{n-12} + a_{n-11} + \frac{1}{2} a_{n-10} + a_{n-9} + \frac{1}{2} a_{n-8} + a_{n-7} + \frac{1}{2} a_{n-6} + a_{n-5} + \frac{1}{2} a_{n-4} + a_{n-3} + \frac{1}{2} a_{n-2} + a_{n-1} + \frac{1}{2} a_{n} \]

An example apparatus for generating \( z_{m+1} \) in accordance with the expression above is shown in FIG. 2. In FIG. 2, as in the case of FIG. 1, a plurality of storage locations 112-125 collectively act as a shift register for storing received signal samples \( x_{(m)} \). In addition, shifting means 131, 132, 134, 136, 137, 139, 140, 142, 144, 145 for shifting the input by one bit position perform scaling by a factor of one half. Suitable scaled signal samples are processed first in 7-input-1-output computing means 146, 147, a design taking advantage of the symmetry in the coefficients in the expression above in a manner similar to the design in FIG. 1. For the other signal sample stream, a plurality of storage locations 152-165 collectively act as a shift register for storing received signal samples \( x_{(m)} \) with shifting means 171, 172, 174, 176, 177, 179, 180, 182, 184, 185 scaling by a factor of one half as required. Another 7-input-1-output computing means 186, 187, in a manner similar to computing means 146, 147, process the stored signal samples. 2-input-1-output computing means 148 computes values of

\[ \frac{z^{(b)}_{m+1}}{z^{(a)}_{m+1}} \]
The operation of the illustrative apparatus of FIG. 2 may be further explained as follows. For complex valued signals a real and imaginary signal stream is implemented. The incoming signal samples $r_{e,k}$ are fed to the input of storage locations $n_{12}$ through input port $n_{11}$ resulting in the samples $r_{e,1}, r_{e,2}, \ldots, r_{e,14}$.

Similarly, the incoming samples $r_{o,1}, r_{o,2}, \ldots, r_{o,14}$ being contents of storage locations $n_{12}, n_{13}, \ldots, n_{125}$, respectively. Shifting means 131 shifts the signal sample at input port $n_{11}$ by one bit position to scaling by a factor of 0.5. Similarly, shifting means 132, 134, 136, 137, 139, 140, 142, 144, 145, shift the signal samples in storage locations $n_{11}, n_{14}, n_{16}, n_{17}, n_{19}, n_{12}, n_{13}, n_{14}, n_{15}$ respectively by one bit position to scaling by a factor of 0.5.

In the other stream, in a similar manner, shifting means 171 shifts the signal sample at input port $n_{51}$ to scale it by a factor of 0.5 while shifting means 172, 174, 176, 177, 179, 180, 182, 184, 185 shift the outputs in storage locations $n_{152}, n_{154}, n_{156}, n_{157}, n_{159}, n_{160}, n_{162}, n_{164}, n_{165}$ respectively by one bit position to scale them by a factor of 0.5.

Computing means 187 sum the outputs of storage/shifting means 171, 174, 176, 177, 179, 180, 182, 184, 185 and subtract the sum of outputs of storage/shifting means 172, 174, 176, 177, 179, 180, 182, 184, 185 while computing means 187, sum the outputs of storage/shifting means 161, 182, 163 and subtract the sum of outputs of storage/shifting means 172, 176, 179, 185. Next, computing means 148 add the outputs of computing means 147, 186 to generate $m_{e,k}$ which is optionally available at port 149. Computing means 188 add the outputs of computing means 146, 187 to generate $m_{o,k}$ which is optionally available at port 189.

Another correlator form is possible for $n=2$. This embodiment may be represented by:

$$
\Xi_n = \sum_{n=1}^{16} r_{e,n} c_{n} r_{o,n}.
$$

Alternative correlators $c_{1,16}=[-0.5, 0.5i, 1, 0.5, -0.5, 0.5-0.5i, 0.5i, -0.5, -i, -0.5, i, 0.5i, 0, -0.5-0.5i]$, correspond to $n=2$ in the series $[-1, -1^{2a}, -1^{2\times}, -1^{2a\times}, -1^{2\times}, -1^{2\times}, -1^{2\times}, \ldots, 1]$ and are also useful for processing complex signal samples. Expanding this equation leads to correlator forms that are related in their respective coefficients:

- As in the case of FIG. 2, in the generation of $\Xi_{1}^{(e)}$ and $\Xi_{1}^{(o)}$, multiplication may be eliminated with the value of $\Xi_{1}$ computed entirely by addition, subtraction and shifting operations. An illustrative, but not the only possible, implementation of the alternative correlator $\Xi_{1}$ (shown above) is shown in FIG. 3.

A plurality of storage locations $n_{11}-n_{125}$ collectively act as a shift register for storing received signal samples $r_{e,k}$. In addition, shifting means 230, 231, 232, 234, 236, 237, 238, 239, 240, 242, 244, 245 scale the input by a factor of one half as shown followed by processing by 9-input-1-output computing means 246 or 247 as shown. For another signal sample stream, a plurality of storage locations $n_{251}-n_{265}$ collectively act as a shift register for storing received signal samples $r_{o,k}$. Shifting means 270, 271, 272, 274, 275, 276, 277, 278, 279, 280, 282, 284, 285 scaling the stored input as required by a factor of one half followed by processing by 9-input-1-output computing means 286 or 287.

- 2-input-1-output computing means 248 computing $\Xi_{1}^{(e,o)}$ from the outputs of computing means 247 and 286, and 2-input-1-output computing means 288 compute $\Xi_{1}^{(e,o)}$ from the outputs of computing means 246 and 287.
The operation of said apparatus is similar to that described for FIG. 2 except for the implementation of different alternative correlators. The incoming sample \( r_s^{(R1)} \) is fed to the input of storage locations 211 through input port 210, while \( r_s^{(R2)} \) is fed to the input of storage locations 251 through input port 250. The samples

\[
\left( r_s^{(R1)} \right)_{n-1, n-2, \ldots, n-15}, \left( r_s^{(R2)} \right)_{n-1, n-2, \ldots, n-15}
\]

are contents of storage locations 211, 212, \ldots, 225, respectively and the samples

\[
\left( r_s^{(R1)} \right)_{n-1, n-2, \ldots, n-15}, \left( r_s^{(R2)} \right)_{n-1, n-2, \ldots, n-15}
\]

are contents of storage locations 251, 252, \ldots, 265, respectively. Shifting means 230 shifts the value appeared at input port 210 by one bit position while shifting means 270 shifts the value appeared at input port 150 to scale them by a factor of 0.5. Shifting means 231, 232, 234, 236, 237, 238, 239, 240, 242, 244, 245, 271, 272, 274, 276, 277, 278, 279, 280, 282, 284, and 285, shift the outputs in storage locations 211, 212, 214, 216, 217, 218, 219, 220, 222, 224, 225, 251, 252, 254, 256, 257, 258, 259, 260, 262, 264, and 265 respectively by one bit position to scale by a factor of 0.5. Computing means 246 sum the outputs of storage/shifting means 231, 237, 240, 244 and subtract therefrom the sum of outputs of storage/shifting means 230, 213, 234, 215, 238. Computing means 247 sum the outputs of storage/shifting means 230, 238, 221, 242, 223 and subtract therefrom the sum of outputs of storage/shifting means 232, 236, 239, 245. Computing means 246 sum the outputs of storage/shifting means 270, 253, 274, 255, 278 and subtract therefrom the sum of outputs of storage/shifting means 271, 277, 280, 284, while computing means 287 sum of outputs of storage/shifting means 270, 278, 261, 282, 263 and subtract therefrom the sum of outputs of storage/shifting means 272, 276, 279, 285.

Next, computing means 248 add the outputs of computing means 247 and 286 to generate \( \Xi_s^{(R1)} \), which is optionally available at port 249. Similarly, computing means 288 add the outputs of computing means 246 and 287 to generate \( \Xi_s^{(R2)} \), which is optionally available at port 289.

As may be noted, and indicated herein, the disclosed invention is susceptible to many variations and alternative implementations without departing from its teachings or spirit. Such modifications are intended to be within the scope of the claims appended below. For instance, one can scale all the correlator coefficients by the same constant other than zero in the implementation of the apparatus described herein. Therefore, the claims must be read to cover such modifications and variations and their equivalents. Moreover, all references cited herein are incorporated by reference in their entirety for their disclosure and teachings.

We claim:

1. A method for correlating a signal, the signal compliant with at least one specification selected from IEEE 802.11a WLANs and HIPERLAN/2, with a sequence of alternative correlator coefficients associated with specified non-negative integer \( n \), the method comprising the steps of:
   - sampling the signal to generate a plurality of real signal samples and a plurality of imaginary signal samples;
   - scaling the plurality of real signal samples in accordance with the sequence of alternative correlator coefficients to generate a plurality of scaled real signal samples;
   - scaling the plurality of imaginary signal samples in accordance with the sequence of alternative correlator coefficients to generate a plurality of scaled imaginary signal samples;

   combining, in accordance with a specified correlator form, a first subset of the plurality of scaled real signal samples and a second subset of the plurality of scaled imaginary signal samples to generate at least one correlator output.

2. The method of claim 1 wherein a correlator coefficient value of 0 for a signal sample is implemented in the scaling step by not using the signal sample in the combining step.

3. The method of claim 1 wherein a correlator coefficient value of −1 for a signal sample is implemented in the scaling step by inverting the signal sample in the combining step.

4. The method of claim 1 wherein a correlator coefficient value of 0.5 for a signal sample is implemented in the scaling step by shifting the signal sample in a shift register prior to the combining step.

5. The method of claim 1 wherein imaginary and real signal parts are handled in separate data streams prior to the combining step.

6. The method of claim 1 wherein a signal sample is detected at the input to a storage location.

7. The method of claim 1 wherein one or more of a first plurality of storage locations, having at least one real signal sample, and a second plurality of storage locations, having at least one imaginary signal sample, are connected together as a shift register.

8. The method of claim 1 wherein the sequence of alternative correlator coefficients are members of the group consisting of \( \{-1, -1+2^{-n}, -1+2^{-2n}, -1+3x2^{-2n}, \ldots, 1\} \).

9. The method of claim 1 wherein the specified correlator form is

\[
\Xi_s = \sum_{n=1}^{16} a_n r_{s+1,n+10}\]

wherein furthermore \( a_n \) is the scaling factor for signal sample \( r_{s+1,n+10} \).

10. A method as set forth in claim 1, wherein the integer \( n \) is chosen from the group consisting of 0, 1, and 2.

11. A method as set forth in claim 1 wherein the sampling step is applied to a in-phase part of a baseband signal to generate the plurality of real signal samples.

12. A method as set forth in claim 1 wherein the sampling step is applied to a quadrature-phase part of a baseband signal to generate the plurality of imaginary signal samples.

13. An apparatus for performing correlation on a plurality of streams of signal samples as inputs, thereby producing a plurality of correlation results, the apparatus comprising:
means for handling a first stream in the plurality of streams;
means for handling a second stream in the plurality of streams;
at least one first computing means, having a plurality of inputs and at least one output, for performing at least one operation from the group consisting of scaling, addition, shifting, and subtraction on one or more of the first stream and the second stream, and a current value of a stream of samples from the plurality of streams of samples; and
at least one second computing means for performing addition operation on outputs of the at least one first computing means to generate a first correlation result.
14. An apparatus as set forth in claim 13, wherein the means for handling a first stream is a shift register that stores finite-precision numbers.
15. An apparatus as set forth in claim 13, wherein furthermore, the apparatus is a part of a receiver compliant with the IEEE 802.11a WLANs or HIPERLAN/2 specifications.
16. An apparatus as set forth in claim 13, wherein furthermore, the at least one second computing means receives as input, outputs from two first computing means, each first computing means in turn, receiving its input from a distinct stream from the plurality of streams of signal samples.
17. An apparatus as set forth in claim 13, wherein furthermore, the plurality of streams of signal samples correspond to an imaginary signal sample stream and a real signal sample stream for a complex signal.
18. An apparatus as set forth in claim 13, wherein furthermore, the at least one first computing means is selected from the group consisting of a 5-input-1-output computing means, a 7-input-1-output computing means, and a 9-input-1-output computing means.
19. An apparatus as set forth in claim 13, wherein furthermore, the first correlation result corresponds to alternative correlators selected from correlator set \{-1, 0, 1, 1, 1, 0, -1, 0, 1, 0, -1, -i, i, 0, 0\}, correlator set \{-0.5, 0.5i, 1, 0.5, 1, 0.5i, -0.5, 0, 0.5i, -0.5, -i, -i, -0.5, 0.5i, 0\}, and correlator set \{-0.5, 0.5i, 1, 0.5, 1, 0.5i, -0.5, 0.5i, -0.5, 0.5i, -0.5, -i, -i, -0.5, 0.5i, 0\}.

20. An apparatus as set forth in claim 13, wherein furthermore, the first correlation result is generated in real time.
21. An apparatus as set forth in claim 13, wherein furthermore, the at least one first computing means and the at least one second computing means do not carry out multiplication operations.
22. A method for correlating a complex-valued received signal samples with a 16-point waveform, to produce a complex-valued correlation result at each sampling instant, wherein the complex-valued received signal samples and the 16-point waveform are compliant with IEEE 802.11a WLANs or HIPERLAN/2, the method comprising the steps of:

- selecting a 16-point waveform representation from the group consisting of waveform representation \{-1, 0, 1, 1, 1, 0, -1, 0, i, 0, -i, -i, -i, 0, i, 0\}, waveform representation \{-0.5, 0.5i, 1, 0.5, 1, 0.5i, -0.5, 0, 0.5i, -0.5, -i, -0.5i, -i, -0.5, 0.5i, 0\}, and waveform representation \{-0.5, 0.5i, 1, 0.5, 1, 0.5i, -0.5, 0.5-0.5i, 0.5i, -0.5, -i, -0.5i, -i, -0.5, 0.5i, 0.5-0.5i\};
- splitting a received signal into a plurality of streams;
- storing, in a shift register configuration, signal samples from at least one signal stream;
- scaling, in accordance with a selected 16-point representation, at least one stored signal samples by one operation from the group consisting of inverting, and shifting;
- processing, in accordance with a selected 16-point representation, the at least one stored signal sample by adding it to at least one other signal sample from the same signal stream to produce a first interim output; and
- generating the complex valued correlation result by combining the first interim output with a second interim output.
23. A method of claim 22 wherein the at least one other signal sample is scaled prior to the processing step.

* * * * *