Bias-stress-induced instability of polymer thin-film transistor based on poly(3-hexylthiophene)

Liu, YR; Liao, R; Lai, PT; Yao, RH


2012

http://hdl.handle.net/10722/155740

IEEE Transactions on Device and Materials Reliability. Copyright © IEEE; ©2012 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE; This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Bias-Stress-Induced Instability of Polymer Thin-Film Transistor Based on Poly(3-Hexylthiophene)

Y. R. Liu, R. Liao, P. T. Lai, Senior Member, IEEE, and R. H. Yao

Abstract—A polymer thin-film transistor (PTFT) based on poly(3-hexylthiophene) (P3HT) is fabricated by a spin-coating process and characterized. Its bias-stress-induced instability during operation is investigated as a function of time and temperature. For negative gate-bias stress, the carrier mobility remains unchanged, the off-state current increases, and the threshold voltage shifts toward the negative direction. On the other hand, for negative drain-bias stress, the carrier mobility decreases slightly, the off-state current increases, and the threshold voltage shifts toward the positive direction. The threshold shifts under gate- and drain-bias stresses are observed to be logarithmically dependent on time, and the decay rate of the threshold-voltage shift is independent of temperature. The results suggest that the origin of the threshold-voltage shift upon negative gate-bias stress is predominantly associated with holes trapped within the SiO$_2$ gate dielectric or at the P3HT/SiO$_2$ interface, while time-dependent charge trapping in the deep trap states and creation of defect states in the channel region are responsible for the drain-bias stress effect on the PTFT.

Index Terms—Bias stress effect, polymer thin-film transistor (PTFT), stability, threshold-voltage shift.

I. INTRODUCTION

In recent years, conjugated polymers have gained increasing interest as the active material in organic thin-film transistors (TFTs) due to their good performance proven with low-temperature processing on a flexible substrate. Among these materials, poly(3-hexylthiophene) (P3HT) has received considerable attention due to its relatively high carrier mobility for low-cost low-power large-area electronic systems such as organic displays [1], sensors [2], and complementary circuits [3]. Great progress has been made to develop high-performance polymer TFTs (PTFTs) over the past decade [4], [5]. However, the environmental stability, reproducibility, and reliability of PTFTs remain significant issues. In particular, the threshold-voltage ($V_T$) shift of the transistor with time under prolonged bias is critical for practical applications, as it limits the useful range of the transistor and also generates uncertainties in the extraction of device parameters from the PTFT characteristics.

The gate-bias stress effect was universally observed in TFTs based on organic or inorganic amorphous semiconductors, such as pentacene [6], [7], P3HT [8], a-sexithiophene [9], and amorphous silicon [10]. It was also found that the gate-bias stress effect was reversible after removal of the bias. In the literature, several mechanisms have been presented to explain the bias-stress effect. In any particular situation, the origin might be trapping in defect states within the gate dielectric, at the semiconductor/dielectric interface, or in the semiconductor itself; mobile-ion migration; charged-state creation; or bipolaron formation.

So far, many research works have focused on the gate-bias stress effect and its mechanism. However, for analog applications, the PTFT is required to withstand prolonged biasing at both the drain and gate terminals. Thus, in this work, PTFTs are fabricated on a silicon substrate with SiO$_2$ as the gate insulator and P3HT as the semiconducting active layer. The electrical instabilities of the P3HT PTFT are investigated under gate- or drain-bias stress as a function of time and temperature. The results are useful for deeper understanding of the bias stress effect and the development of PTFTs in organic electronics.

II. EXPERIMENTAL DETAILS

An n/n+ type (111) silicon wafer with a resistivity of 0.9–1.1 $\Omega \cdot \text{cm}$ was used as the substrate material for fabricating the device. A thin layer of gate oxide was grown by thermal dry oxidation at 1000 °C for 1.5 x 10$^4$ s. The oxide film on the back side of the silicon substrate was removed to form the gate contact of the PTFT device. Solid P3HT polymer was dissolved in chlorobenzene at a concentration of 10 mg/mL and was spin coated as the semiconducting active layer on the gate oxide at 2000 r/min for 60 s in air; then, the wafer was annealed at 90 °C in air for 600 s. Finally, gold was vacuum evaporated through a shadow mask to form source/drain (S/D) electrodes with a comb-shaped structure. In order to avoid performance degradation of the polymer semiconductor during bias stress measurement due to exposure in air, a thin solid paraffin was dissolved to form a thin passivation layer at 80 °C [11]. The device channel width and length were defined as 10 mm and 100 μm, respectively. The schematic cross section of the PTFT...
with top S/D contact configuration after fabrication is shown in Fig. 1.

The thickness of the silicon oxide was measured to be 220 nm by ellipsometry. The thickness of the polymer thin film was determined to be 80 nm by surface profilometry. The output and transfer characteristics of the PTFTs were measured in the dark and air by using an Agilent 4156C semiconductor parameter analyzer and a probe station with temperature control. Two series of bias-stress measurements were performed: one with zero drain bias and various gate biases and the other with zero gate bias and different drain biases. To evaluate the effects of the gate- and drain-bias stresses on the electrical characteristics of the device, the transfer characteristics need to be measured periodically during the stress experiments, and fast measurements and a small number of measured points per transfer curve were required to minimize the influence of the measurement process on the overall bias stress experiments. Since the bias stress effect was reversible after the removal of the bias for a relatively long time, to avoid the variations among different devices, all the bias stress measurements were performed on the same device.

III. RESULTS AND DISCUSSIONS

The typical output and transfer characteristics of the PTFT are shown in Fig. 2. It can be seen from Fig. 2(a) that the PTFT shows a good saturation behavior, and a drain current of up to 55 nA can be achieved in the saturation region for a gate voltage of −20 V. For a PTFT operating in the saturation regime (|V_{DS}| > |V_{GS} − V_T|), the drain current I_{Dsat} can be described by

\[ I_{Dsat} = \frac{W}{2L} \mu_{eff} C_{ox} (V_{GS} − V_T)^2 \]  

where W is the channel width, L is the channel length, \( \mu_{eff} \) is the field-effect mobility, \( C_{ox} \) is the gate-oxide capacitance per unit area, and \( V_T \) is the threshold voltage. According to (1), the field-effect mobility calculated from Fig. 2(b) is \( 2.1 \times 10^{-4} \) cm²/V · s in the saturation region for a drain voltage of −35 V. From the transfer characteristics of the PTFT [Fig. 2(b)], the on/off current ratio is determined to be 100, and a \( V_T \) of 4.5 V is extracted for a drain voltage of −35 V.

For the gate-bias stress experiment, with the source and drain connected to ground (\( V_{DS} = 0 \) V), various gate biases are used as the stress conditions. Fig. 3 shows the evolution of the typical transfer characteristics of the PTFT after subjecting to a negative gate-bias voltage of −20 V for different stress times. It can be observed that there is a parallel shift for the transfer characteristics with increasing stress time under the negative bias stress. A similar parallel shift toward more positive gate voltages under the positive bias stress is also observed. \( V_T \) shifts toward the negative direction from rapid to slow with increasing stress time, changing from 6.8 to −1.5 V after a gate-bias stress for a stress time of 600 s. The off-state current decreases slightly with increasing stress time, while the subthreshold swing and carrier mobility remain essentially unchanged even after long periods of bias stress, indicating that the gate-bias stress is not related to charge trapping and defect-state creation in the semiconductor channel. The negative shift of \( V_T \) upon negative gate-bias stress can be explained as follows. Holes, induced in the channel during the prolonged application of the negative bias stress, are trapped in the defect states located at the P3HT/SiO₂ interface and in the gate dielectric close to the interface under the electric field of the stress. The trapped holes which do not emit immediately may screen the gate electric field when the transfer characteristics of the PTFT are measured and thus cause a negative shift of the threshold voltage. On the other hand, the trapped holes at the P3HT/SiO₂ interface or in the gate dielectric can reduce the leakage current due to the reduction of the effective defect states and thus result in a decrease of the off-state current. The variation of the threshold-voltage shift with the stress time for different gate biases (\( V_{GS} = −5, −10, \) and −20 V) and a fixed drain bias of 0 V is shown in Fig. 4. It is clear that,
for various gate-bias stresses, $V_T$ rapidly shifts and then quickly saturates, but the shift is not significant below $V_{GS} = -20 \, \text{V}$, indicating that the origin of the $V_T$ shift upon negative gate-bias stress is mainly due to charges (holes) trapped in the deep defect states not too far from the semiconductor/dielectric interface. This is because, for lower stress electric fields, carriers hop or inject directly into the lower energy states located at the P3HT/SiO$_2$ interface, while for higher stress electric fields, carriers can be trapped in the deeper energy states located in the gate dielectric near the interface, as well as at the P3HT/SiO$_2$ interface. Moreover, the deep trapping in the gate dielectric close to the interface can occur by means of the Fowler–Nordheim tunneling [12], which depends on the charge density in the channel and/or applied field. Therefore, the reduction of the carrier mobility should be due to the Coulomb scattering by the trapped holes and the increase of defect states in the channel. The positive shift of $V_T$ is also attributed to the hole trapping and defect-state creation in the channel. The increases of the OFF-state current and subthreshold swing are related to the release of the trapped holes and defect-state creation in the channel.

Fig. 6 shows the shift of $V_T$ as a function of stress time for three drain biases ($V_{DS} = -10$, $-20$, and $-25 \, \text{V}$) and a fixed gate bias of 0 V. Obviously, the time dependence of the $V_T$ shift follows a logarithmic law for all the drain-bias stresses, which is given by [15]

$$ \Delta V_T = r_d \cdot \log \left( \frac{t}{t_0} + 1 \right) $$

(2)

where $r_d$ and $t_0$ are the model parameters. The decay rate ($r_d$) of $\Delta V_T$ increases with the increase of the drain bias. The reason should be that the concentration and drift velocity of the carriers in the channel increase for higher drain bias, which causes a higher probability of being captured for injected carriers [16] and thus results in an increase of the decay rate and the threshold-voltage shift. The time constant ($t_0$) of charge trapping decreases with the increase of the drain bias, which is...
due to having a capturing probability for deeper trap states in the channel region with the increase of the drain bias.

Fig. 7 shows the threshold-voltage shift of the P3HT PTFT as a function of time for different operating temperatures. For both the gate- and drain-bias stresses, all curves show the familiar linear relation, and the decay rate of the threshold-voltage shift is basically independent of the temperature. A possible reason is that the charge-trapping process occurs by carrier tunneling, which is, in principle, temperature independent. In addition, the shift of the threshold voltage increases with increasing temperature for both kinds of stresses. This is because carriers are only trapped in the low-energy states at low temperature, but at higher temperatures, a larger fraction of the defect states can be filled, giving rise to a larger shift of the threshold voltage.

It is worth noting that the gate- and drain-bias effects are related to the original properties of the P3HT PTFT, such as the uniformity of the polymer thin film and the interface characteristics between the P3HT film and the gate dielectric, which are greatly affected by the reproducibility of the fabrication process. All these result in a large variation among devices for the instability of the threshold voltage under the gate- or drain-bias stress. Since, so far, the distributions of defect states in the polymer and the gate dielectric are not known, the exact nature of the instability induced by bias stress needs to be further studied by new methods in the future, e.g., detecting the changes of defect-state distribution in the polymer and gate dielectric during the bias stress measurement.

IV. CONCLUSION

The electrical instability of a PTFT based on P3HT under gate- or drain-bias stress has been investigated as a function of stress time, stress voltage, and stress temperature. The electrical instability of the PTFT under negative gate-bias stress, such as slight decrease of the OFF-state current and threshold-voltage shift toward the negative direction, and slight decrease in carrier mobility, is due to charge trapping into deep trap states and creation of defect states in the channel region. For both the gate- and drain-bias stresses, a longer stress time, a larger stress voltage, or a higher stress temperature can cause a larger shift of the threshold voltage because charges are trapped in a larger fraction of defect states with wider energy range.

REFERENCES


Y. R. Liu received the B.S. degree in semiconductor physics from Jiangxi University (now named Nanchang University), Nanchang, China, in 1991, the M.Sc. degree in condensed physics from Sichuan University, Chengdu, China, in 1996, and the Ph.D. degree in microelectronics and solid-state electronics from South China University of Technology, Guangzhou, China, in 2007.

He is currently an Associate Professor with the School of Electronic and Information Engineering, South China University of Technology. His current research interests include inorganic/organic thin-film transistors, solar cells, and microsensors.

R. Liao received the B.S. degree in semiconductor physics and devices from South China University of Technology, Guangzhou, China, in 1991. He is currently working toward the M.Sc. degree at Guandong University of Technology, Guangdong, China.

He has been a Microelectronics Engineer since 1996. He is currently with the Microelectronic Devices Laboratory, South China University of Technology. His current research interests include organic solar cells, thin-film transistors, and microelectronic techniques.

P. T. Lai (M’90–SM’04) received the B.Sc.(Eng.) and Ph.D. degrees from The University of Hong Kong, Pokfulam, Hong Kong. His Ph.D. research at The University of Hong Kong was on the design of small-sized MOS transistors with emphasis on narrow-channel effects. The work involved the development of both analytical and numerical models, the study of these effects in relation to different isolation structures, and the development of efficient numerical algorithms for device simulation.

He was a Postdoctoral Fellow with the University of Toronto, Toronto, ON, Canada. He proposed and implemented a novel self-aligned structure for a bipolar transistor and designed and implemented an advanced polyemitter bipolar process with emphasis on self-alignment and trench isolation. He is currently a Professor with the Department of Electrical and Electronic Engineering, The University of Hong Kong. His current research interests are on thin gate dielectrics for FET devices based on Si, SiC, GaN, Ge, and organics and on microsensors for detecting gases, heat, light, and flow.

R. H. Yao received the B.S. degree in sciences from Sun Yat-Sen University, Guangzhou, China, in 1982 and the Ph.D. degree from the Chinese Academy of Sciences, Beijing, China, in 2004.

He was a Professor with the Department of Physics, Shantou University, Shantou, China, where he was also the Dean of the School of Sciences. Since 2002, he has been a Professor with the Institute of Microelectronics, South China University of Technology, Guangzhou, where he is currently the Vice Dean of the School of Electronic and Information Engineering. He has published well over 100 papers to journals and international conferences and published four patents. His current research interests include semiconductor devices and microelectronic techniques.